Mixed CT/DT Cascaded Sigma-Delta Modulator

A mixed CT/DT 2-1 cascaded ΣΔM which includes a first stage CT ΣΔM and a second stage mismatch insensitive two-channel time-interleaved DT ΣΔM is proposed. With this approach, the advantages of both CT and DT ΣΔMs including high speed operation, inherent anti-aliasing filter, and good coefficient matching can be achieved. The twochannel time-interleaved ΣΔM used in the second stage alleviates the speed constraints of the DT ΣΔM, whereas enables better matching between the analog and digital filter coefficients compared to CT ΣΔMs.

[1]  D.A. Johns,et al.  A time-interleaved continuous-time /spl Delta//spl Sigma/ modulator with 20-MHz signal bandwidth , 2006, IEEE Journal of Solid-State Circuits.

[2]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[3]  A. Kaiser,et al.  A 112 dB sigma-delta converter with a mixed continuous-time/sampled-data architecture , 1999, 1999 Southwest Symposium on Mixed-Signal Design (Cat. No.99EX286).

[4]  P. P. Vaidyanathan,et al.  Multirate digital filters, filter banks, polyphase networks, and applications: a tutorial , 1990, Proc. IEEE.

[5]  W. Snelgrove,et al.  Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .

[6]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[7]  E. Sánchez-Sinencio,et al.  A Continuous-Time Modulator With 88-dB Dynamic Range and 1 . 1-MHz Signal Bandwidth , 2001 .

[8]  Shigeyasu Uno,et al.  Symmetric and Asymmetric Double Gate MOSFET Modeling , 2009 .

[9]  F. Maloberti,et al.  A Power-Efficient Two-Channel Time-Interleaved ΣΔ Modulator for Broadband Applications , 2007, IEEE Journal of Solid-State Circuits.

[10]  Someshwar C. Gupta,et al.  Multirate digital filters , 1979 .

[11]  Philippe Bénabès,et al.  A methodology for designing continuous-time sigma-delta modulators , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[12]  K. Nguyen,et al.  A 106-dB SNR hybrid oversampling analog-to-digital converter for digital audio , 2005, IEEE Journal of Solid-State Circuits.

[13]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[14]  William Redman-White,et al.  Integrated fourth-order Sigma Delta convertor with stable self-tuning continuous-time noise shaper , 1994 .

[15]  Chao-Cheng Lee,et al.  An Analytical Approach for Quantifying Clock Jitter Effects in Continuous-Time Sigma–Delta Modulators , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[17]  Mohammad Yavari,et al.  A double-sampled hybrid CT/DT SMASH ΣΔ modulator for wideband applications , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[18]  David A. Johns,et al.  A time-interleaved continuous-time /spl Delta//spl Sigma/ modulator with 20MHz signal bandwidth , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[19]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[20]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[21]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[22]  Mohammad Yavari,et al.  Multirate double-sampling hybrid CT/DT sigma-delta modulators for wideband applications , 2009, 2009 IEEE International Symposium on Circuits and Systems.