A new router for reducing "antenna effect" in ASIC design

In this paper, an efficient router for reducing "antenna effect" damage is reported. The antenna effect is a phenomenon of gate-oxide degradation by charge buildup on conductors in plasma-based manufacturing processes. It directly influences yield and reliability of VLSIs. The amount of the degradation is a direct function of interconnect geometry (e.g., amount of floating conductors connecting to the gate oxide during the processes). The proposed router combines a traditional router and a modification of wires for reducing the antenna effect damage using a rip-up and reroute method. It reduces the damage with only a small penalty of die size and performance. The effectiveness of the router, which is implemented in the layout system HGALOP, is demonstrated by experimental results on 3-4 level metal industrial sea-of-gates (SOG) circuits.

[1]  K. P. Wang,et al.  Layout design for yield and reliability , 1996 .

[2]  C. Hu,et al.  Thin oxide damage by plasma etching and ashing processes , 1992, 30th Annual Proceedings Reliability Physics 1992.

[3]  H. Shirota,et al.  A new rip-up and reroute algorithm for very large scale gate arrays , 1996, Proceedings of Custom Integrated Circuits Conference.

[4]  H. Watanabe,et al.  A wafer level monitoring method for plasma-charging damage using antenna PMOSFET test structure , 1997 .

[5]  Wojciech Maly,et al.  Detection of an antenna effect in VLSI designs , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  Wojciech Maly,et al.  CAD at the design-manufacturing interface , 1997, DAC.

[7]  R. Rakkhit,et al.  Process induced oxide damage and its implications to device reliability of submicron transistors , 1993, 31st Annual Proceedings Reliability Physics 1993.

[8]  K. Takahashi,et al.  A new efficient routing method for channel-less sea-of-gates arrays , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.