Optimal scan for pipelined testing: an asynchronous foundation

This paper addresses the problem of constructing a scan chain such that (1) the area overhead is minimal for latch-based designs, and (2) the number of pipeline scan shifts is minimal. We present an efficient heuristic algorithm to construct near-optimal scan chains. On the theoretical side, we show that part (1) of the problem can be solved in polynomial time, and that part (2) is NP-hard, thus precisely pinpointing the source of complexity and justifying our heuristic approach. Experimental results on three industrial asynchronous IC designs show (1) less than 0.1% extra scan latches for level-sensitive scan design, and (2) scan shift reductions up to 86% over traditional scan schemes.

[1]  Joep L. W. Kessels,et al.  VLSI programming of a low-power asynchronous Reed-Solomon decoder for the DCC player , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[2]  Marly Roncken,et al.  Test quality of asynchronous circuits: a defect-oriented evaluation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[3]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[4]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[5]  Sumit DasGupta,et al.  A Variation of LSSD and Its Implications on Design and Test Pattern Generation in VLSI , 1982, ITC.

[6]  Melvin A. Breuer,et al.  Optimal Seguencing of Scan Registers , 1992, Proceedings International Test Conference 1992.

[7]  Frank Bouwman,et al.  Minimizing test time by exploiting parallelism in macro test , 1993, Proceedings of IEEE International Test Conference - (ITC).

[8]  Kunle Olukotun,et al.  Analysis and design of latch-controlled synchronous digital circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Edward J. McCluskey,et al.  Logic design principles - with emphasis on testable semicustom circuits , 1986, Prentice Hall series in computer engineering.

[10]  Melvin A. Breuer,et al.  Optimal Sequencing of Scan l%egiste!rs* , 1992 .

[11]  Ad M. G. Peeters,et al.  Single-rail handshake circuits , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[12]  Kozo Kinoshita,et al.  Reduced scan shift: a new testing method for sequential circuits , 1994, Proceedings., International Test Conference.

[13]  David S. Johnson,et al.  Computers and In stractability: A Guide to the Theory of NP-Completeness. W. H Freeman, San Fran , 1979 .

[14]  Marly Roncken,et al.  A single-rail re-implementation of a DCC error detector using a generic standard-cell library , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[15]  Melvin A. Breuer,et al.  Test Schedules for VLSI Circuits Having Built-In Test Hardware , 1986, IEEE Transactions on Computers.

[16]  Melvin A. Breuer,et al.  Ordering storage elements in a single scan chain , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.