High-speed hardware decoder for double-error-correcting binary BCH codes
暂无分享,去创建一个
[1] Carlos R. P. Hartmann. A note on the decoding of double-error-correcting binary BCH codes of primitive length (Corresp.) , 1971, IEEE Trans. Inf. Theory.
[2] T. Le-Ngoc,et al. A microprocessor based decoder for BCH codes , 1979, Canadian Electrical Engineering Journal.
[3] Elwyn R. Berlekamp,et al. Algebraic coding theory , 1984, McGraw-Hill series in systems science.
[4] Robert T. Chien,et al. Cyclic decoding procedures for Bose- Chaudhuri-Hocquenghem codes , 1964, IEEE Trans. Inf. Theory.
[5] Allen H. Levesque,et al. Error-control techniques for digital communication , 1985 .
[6] W. W. Peterson,et al. Error-Correcting Codes. , 1962 .
[7] Thomas C. Bartee,et al. An electronic decoder for Bose-Chaudhuri-Hocquenghem error-correcting codes , 1962, IRE Trans. Inf. Theory.
[8] W. W. Peterson,et al. Encoding and error-correction procedures for the Bose-Chaudhuri codes , 1960, IRE Trans. Inf. Theory.
[9] Yousef R. Shayan,et al. Binary-decision approach to fast Chien search for software decoding of BCH codes , 1987 .
[10] Zygmunt Szwaja,et al. On step-by-step decoding of the BCH binary codes (Corresp.) , 1967, IEEE Transactions on Information Theory.
[11] James L. Massey,et al. Step-by-step decoding of the Bose-Chaudhuri- Hocquenghem codes , 1965, IEEE Trans. Inf. Theory.