The role of sub-interpolation for Delay-Line Time-to-Digital Converters in FPGA devices