Constrained algorithmic IP design for system-on-chip

In the system on chip design context, RTL design of complex digital signal processing coprocessors can be improved by using algorithmic description as input for the synthesis process. System integration, that is a major step in SoC design, requires taking into account communication and timing constraints to design and integrate dedicated hardware accelerator. In this paper, we propose a design flow based on formal models that allows high-level synthesis under input/output timing constraints of DSP algorithms. Based on a generic architecture, the presented method provides automatic generation of customized hardware components. We show the effectiveness of our approach in a case study of a maximum a posteriori (MAP) algorithm for turbo decoding.

[1]  John P. Elliott.  Understanding Behavioral Synthesis , 1999, Springer US.

[2]  Giovanni De Micheli,et al.  Relative scheduling under timing constraints: algorithms for high-level synthesis of digital circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Luciano Lavagno,et al.  A hardware/software co-design flow and IP library based on simulink , 2001, DAC '01.

[4]  Heinrich Meyr,et al.  Real-time algorithms and VLSI architectures for soft output MAP convolutional decoding , 1995, Proceedings of 6th International Symposium on Personal, Indoor and Mobile Radio Communications.

[5]  A. Rodriguez-Vazquez,et al.  MATLAB/SIMULINK-based high-level synthesis of discrete-time and continuous-time /spl Sigma//spl Delta/ modulators , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[6]  Alberto L. Sangiovanni-Vincentelli,et al.  Interface-based design , 1997, DAC.

[7]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[8]  Michel Jezequel,et al.  The Turbo Code Standard for DVB-RCS , 2004 .

[9]  Daniel D. Gajski,et al.  SPECC: Specification Language and Methodology , 2000 .

[10]  Jean Luc Philippe,et al.  A formal technique for hardware interface design , 1998 .

[11]  Chak-Kuen Wong,et al.  An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints , 1983, 20th Design Automation Conference Proceedings.

[12]  Philippe Coussy,et al.  A design methodology for IP integration , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[13]  Eric Senn,et al.  Memory accesses management during high level synthesis , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[14]  P. Glenn Gulak,et al.  VLSI architectures for the MAP algorithm , 2003, IEEE Trans. Commun..

[15]  Ahmed Amine Jerraya,et al.  Validation in a component-based design flow for multicore SoCs , 2002, 15th International Symposium on System Synthesis, 2002..

[16]  Chak-Kuen Wong,et al.  An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[18]  John P. Elliott.  Understanding Behavioral Synthesis: A Practical Guide to High-Level Design , 1999 .

[19]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[20]  Frédéric Pétrot,et al.  A practical tool box for system level communication synthesis , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[21]  Rolf Ernst,et al.  Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).