Two-dimensional signal gating for low-power array multiplier design

Two-dimensional (2-D) signal gating schemes are proposed for low-power array multiplier design. 2-D gating provides gating lines for both multiplicand and multiplier operands. Different regions of the multiplier are dynamically deactivated according to the actual precision of each operand. Bit-level implementation is studied in order to minimize the gating overhead and make a realistic evaluation. Compared to previous work, the 2-D signal gating is better in terms of power consumption, power-delay product and power-area product.

[1]  Rex Min,et al.  Power-aware systems , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[2]  Rob A. Rutenbar,et al.  Exploring multiplier architecture and layout for low power , 1996, Proceedings of Custom Integrated Circuits Conference.

[3]  Kiyoung Choi,et al.  Power minimization of functional units by partially guarded computation , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[4]  Patrik Larsson,et al.  Low power multiplication for FIR filters , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[5]  M.D. Ercegovac,et al.  Input synchronization in low power CMOS arithmetic circuit design , 1996, Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers.

[6]  Earl E. Swartzlander,et al.  Power-delay characteristics of CMOS multipliers , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.

[7]  Keshab K. Parhi,et al.  Systematic design of high-speed and low-power digit-serial multipliers , 1998 .

[8]  Mohamed I. Elmasry,et al.  Circuit techniques for CMOS low-power high-performance multipliers , 1996 .

[9]  Youpyo Hong,et al.  An asynchronous matrix-vector multiplier for discrete cosine transform , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[10]  Zhan Yu,et al.  Improved-Booth encoding for low-power multipliers , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[11]  Magdy Bayoumi,et al.  A novel architecture for low-power design of parallel multipliers , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[12]  Margaret Martonosi,et al.  Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance , 2000, TOCS.