FPGA-Centric High Performance Embedded Computing: Challenges and Trends

Sophisticated embedded systems are increasingly used in defence, aerospace and avionic industries. They are responsible for control, collision avoidance, pilot assistance, target tracking, navigation and communications, amongst other functions. In this industrial field, High Performance Embedded Computing (HPEC) applications are becoming highly sophisticated and resource consuming for three reasons. First, they should capture and process real-time data from several I/O sources in parallel. Second, they should adapt their functionalities according to the application or environment variations within given Size Weight and Power (SWaP) constraints. Third, since they process several parallel I/O sources, applications are often distributed on multiple computing nodes making them highly parallel. The problem with current HPEC systems is that, they are usually built to meet the needs of a specific application, i.e., lacks flexibility to upgrade the system or reuse existing hardware resources. Due to the hardware parallelism and I/O bandwidth offered by Field Programmable Gate Arrays (FPGAs), application can be duplicated several times to process parallel I/Os, making Single Program Multiple Data (SPMD) the favorite execution model for designers implementing parallel architectures on FPGAs. Furthermore Dynamic Partial Reconfiguration (DPR) feature allows efficient reuse of limited hardware resources, making FPGA a highly attractive solution for such applications. This paper will address HPEC application design challenges and will discuss some solutions relying on FPGA technologies and referring to several industrial collaborations.

[1]  Jason Cong,et al.  High-Level Synthesis for FPGAs: From Prototyping to Deployment , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Jean-Luc Dekeyser,et al.  Communication-centric design for FMC based I/O system , 2014, 2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[3]  Jean-Luc Dekeyser,et al.  Dynamic reconfiguration of modular I/O IP cores for avionic applications , 2012, 2012 International Conference on Reconfigurable Computing and FPGAs.

[4]  Jean-Luc Dekeyser,et al.  Exploring HLS Optimizations for Efficient Stereo Matching Hardware Implementation , 2017, ARC.

[5]  Jean-Luc Dekeyser,et al.  Redefining the role of FPGAs in the next generation avionic systems (abstract only) , 2014, FPGA.

[6]  Mohamed Tarbouchi,et al.  FPGA Implementation of Genetic Algorithm for UAV Real-Time Path Planning , 2009, J. Intell. Robotic Syst..

[7]  Dirk Stroobandt,et al.  An overview of today’s high-level synthesis tools , 2012, Design Automation for Embedded Systems.

[8]  David Martinez.  Future Challenges In The Development Of Real-time High Performance Embedded Systems , 1998, Proceedings 19th IEEE Real-Time Systems Symposium (Cat. No.98CB36279).

[9]  Yu Ting Chen,et al.  A Survey and Evaluation of FPGA High-Level Synthesis Tools , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Jean-Luc Dekeyser,et al.  Using hardware parallelism for reducing power consumption in video streaming applications , 2015, 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).

[11]  Nick Tredennick,et al.  The Inevitability of Reconfigurable Systems , 2003, ACM Queue.

[12]  John R. Newport.  Avionic Systems Design , 1994 .