An approximation algorithm for fully testable kEP-SOP networks

Multi-level logic synthesis yields much more compact expressions of a given Boolean function with respect to standard two-level sum of products (SOP) forms. On the other hand, minimizing an expression with more than two-levels can take a large time. In this paper we introduce a novel algebraic four-level expression, named k-EXOR-projected sum of products (kEP-SOP) form, whose synthesis can be performed in polynomial time with an approximation algorithm starting from a minimal SOP. Our experiments show that the resulting networks can be obtained in very short computational time and often exhibit a high quality. We also study the testability of these networks under the Stuck-at-fault model, and show how fully testable circuits can be generated from them by adding at most a constant number of multiplexer gates.

[1]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[2]  Rolf Drechsler,et al.  Stuck-At-Fault Testability of SPP Three-Level Logic Forms , 2003, VLSI-SoC.

[3]  Rolf Drechsler,et al.  Synthesis of fully testable circuits from BDDs , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Zvonko G. Vranesic,et al.  A fast algorithm for OR-AND-OR synthesis , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Fabrizio Luccio,et al.  Exploiting Regularities for Boolean Function Synthesis , 2004, Theory of Computing Systems.

[6]  Valentina Ciriani,et al.  2-SPP : a practical trade-off between SP and SPP synthesis , 2002 .

[7]  Sushil Jajodia,et al.  Secure Data Management in Decentralized Systems , 2014, Secure Data Management in Decentralized Systems.

[8]  Fabrizio Luccio,et al.  On a New Boolean Function with Applications , 1999, IEEE Trans. Computers.

[9]  Valentina Ciriani,et al.  A Comparison between Two Logic Synthesis Forms from Digital Switching Noise Viewpoint , 2008, PATMOS.

[10]  Valentina Ciriani.  Synthesis of SPP three-level logic networks using affine spaces , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Rolf Drechsler,et al.  Testability of SPP Three-Level Logic Networks , 2003, VLSI-SOC.

[13]  Tsutomu Sasao,et al.  Switching Theory for Logic Synthesis , 1999, Springer US.

[14]  Olivier Coudert,et al.  Two-level logic minimization: an overview , 1994, Integr..

[15]  Roberto Cordone,et al.  Logic Synthesis of EXOR Projected Sum of Products , 2006, VLSI-SoC.

[16]  Roberto Cordone,et al.  The optimization of kEP-SOPs: Computational complexity, approximability and experiments , 2008, TODE.

[17]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[18]  V. Ciriani,et al.  Static optimality theorem for external memory string access , 2002, The 43rd Annual IEEE Symposium on Foundations of Computer Science, 2002. Proceedings..

[19]  Valentina Ciriani,et al.  DRedSOP: Synthesis of a New Class of Regular Functions , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[20]  Tiziano Villa,et al.  Efficient Minimization of Fully Testable 2-SPP Networks , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[21]  Sabrina De Capitani di Vimercati,et al.  k -Anonymous Data Mining: A Survey , 2008, Privacy-Preserving Data Mining.

[22]  David S. Johnson,et al.  Computers and In stractability: A Guide to the Theory of NP-Completeness. W. H Freeman, San Fran , 1979 .

[23]  Rolf Drechsler,et al.  Testability of SPP Three-Level Logic Networks in Static Fault Models , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Roberto Cordone,et al.  On Projecting Sums of Products , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[25]  Valentina Ciriani,et al.  Efficient optimal greedy algorithms for room allocation , 2001 .

[26]  Tiziano Villa,et al.  On decomposing Boolean functions via extended cofactoring , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[27]  Kensuke Shimizu,et al.  New Three-Level Boolean Expression Based on EXOR Gates , 2004, IEICE Trans. Inf. Syst..

[28]  Fabrizio Luccio,et al.  Locally free substitutions are not so free : an open problem in sequence alignment , 2004 .

[29]  Wei Jiang,et al.  Data Mining Methods and Applications , 2006 .

[30]  Fabrizio Luccio,et al.  Three-level logic minimization based on function regularities , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Tiziano Villa,et al.  Logic Minimization and Testability of 2-SPP Networks , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Rolf Drechsler,et al.  On the Construction of Small Fully Testable Circuits with Low Depth , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[33]  Valentina Ciriani,et al.  Logic minimization using exclusive OR gates , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[34]  Roberto Cordone,et al.  An Approximation Algorithm for Generalized EXOR Projected Sum of Products , 2008 .

[35]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[36]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[37]  Fabrizio Luccio,et al.  Synthesis of integer multipliers in sum of pseudoproducts form , 2003, Integr..

[38]  Valentina Ciriani.  Three-level logic synthesis : algebraic approach and minimization algorithms , 2003 .

[39]  Sushil Jajodia,et al.  Fragmentation and Encryption to Enforce Privacy in Data Storage , 2007, ESORICS.

[40]  Fabrizio Luccio,et al.  Synthesis of Autosymmetric Functions in a New Three-Level Form , 2007, Theory of Computing Systems.

[41]  Roberto Cordone,et al.  An efficient heuristic approach to solve the unate covering problem , 2001 .

[42]  Valentina Ciriani,et al.  Room allocation: a polynomial subcase of the quadratic assignment problem , 2004, Discret. Appl. Math..

[43]  Fabrizio Luccio,et al.  A New Heuristic for DSOP Minimization , 2008 .

[44]  Tsutomu Sasao,et al.  Multiple-valued minimization to optimize PLAs with output EXOR gates , 1999, Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329).

[45]  Roberto Cordone,et al.  EXOR Projected Sum of Products , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[46]  Fabrizio Luccio,et al.  Implicit Test of Regularity for Not Completely Specified Boolean Functions , 2002, IWLS.

[47]  Fabrizio Luccio,et al.  Fast three-level logic minimization based on autosymmetry , 2002, DAC '02.

[48]  S. Muthukrishnan,et al.  A data structure for a sequence of string accesses in external memory , 2007, TALG.