Power and ground network topology optimization for cell based VLSIs
暂无分享,去创建一个
[1] A.L. Sangiovanni-Vincentelli,et al. A survey of optimization techniques for integrated-circuit design , 1981, Proceedings of the IEEE.
[2] M. Breuer,et al. Minimal area design of power/ground nets having graph topologies , 1987 .
[3] J. Black. Electromigration failure modes in aluminum metallization for semiconductor devices , 1969 .
[4] Karl-Heinz Erhard,et al. Area Minimisation of IC Power/Ground Nets by Topology Optimisation , 1991, VLSI.
[5] Dieter A. Mlynski,et al. Computation of Power Supply Nets in VLSI Layout , 1981, 18th Design Automation Conference.
[6] R. Rohrer. The Generalized Adjoint Network and Network Sensitivities , 1969 .
[7] G. Zoutendijk,et al. Methods of Feasible Directions , 1962, The Mathematical Gazette.
[8] S. Chowdhury,et al. Current estimation in MOS IC logic circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[9] Malgorzata Marek-Sadowska,et al. Automatic Sizing of Power/Ground (P/G) Networks in VLSI , 1989, 26th ACM/IEEE Design Automation Conference.
[10] D. Munson. Circuits and systems , 1982, Proceedings of the IEEE.
[11] Donald S. Fussell,et al. NEW AREA-EFFICIENT POWER ROUTING ALGORITHM FOR VLSI LAYOUT. , 1987 .