Performance analysis of finite buffered multistage interconnection networks

The authors present a model which can accurately evaluate the performance of single-buffered and multibuffered MINs (multistage interconnection networks) with 2*2 switching elements (SESs). Earlier models were inaccurate because of the simplicity, or hard to expand for larger SEs or buffer sizes due to their complexity. The proposed model for single-buffered MINs has only three states, including the blocked state, while it is very accurate by realistically modeling the transactions between buffers in adjacent stages and network cycles. The model was expanded for multibuffered MIN, and it was found to be still very accurate. Comparisons with simulation and the YLL model (see H.Y. Yoon et al., 1990) revealed that the proposed models are consistently much more accurate irrespective of the size of the network, buffer, and traffic condition. The proposed model can be easily expanded for any other structures and operation conditions of MINs.<<ETX>>

[1]  Jonathan S. Turner.  Design of an integrated services packet network , 1985, SIGCOMM '85.

[2]  Manoj Kumar,et al.  Performance of Unbuffered Shuffle-Exchange Networks , 1986, IEEE Transactions on Computers.

[3]  Erwin P. Rathgeb,et al.  Performance analysis of buffered Banyan networks , 1991, IEEE Trans. Commun..

[4]  Thomas G. Robertazzi.  Performance of ProcessorMemory Interconnections for Multiprocessors , 1993 .

[5]  J. Little.  A Proof for the Queuing Formula: L = λW , 1961 .

[6]  Gurindar S. Sohi,et al.  Using Feedback To Control Tree Saturation In Multistage Interconnection Networks* , 1989, The 16th Annual International Symposium on Computer Architecture.

[7]  Hee Yong Youn,et al.  Local hot spot control with bypassing for multistage interconnection networks , 1991, [Proceedings] 1991 Symposium on Applied Computing.

[8]  Thomas G. Robertazzi.  Performance Analysis of Multibuffered PacketSwitching Networks in Multiprocessor Systems , 1993 .

[9]  Cauligi S. Raghavendra,et al.  Performance Analysis of a Redundant-Path Interconnection Network , 1985, International Conference on Parallel Processing.

[10]  Daniel M. Dias,et al.  Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.

[11]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[12]  C. Y. Roger Chen,et al.  Performance analysis of single-buffered multistage interconnection networks , 1991, Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing.

[13]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[14]  Kyungsook Y. Lee,et al.  Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems , 1990, IEEE Trans. Computers.

[15]  Leonard Kleinrock,et al.  Performance analysis of finite-buffered multistage interconnection networks with a general traffic pattern , 1991, SIGMETRICS '91.

[16]  Ted H. Szymanski,et al.  Markov chain analysis of packet-switched banyans with arbitrary switch sizes, queue sizes, link multiplicities and speedups , 1989, IEEE INFOCOM '89, Proceedings of the Eighth Annual Joint Conference of the IEEE Computer and Communications Societies.

[17]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..