论文信息 - Advanced partial run-time reconfiguration on Spartan-6 FPGAs

Advanced partial run-time reconfiguration on Spartan-6 FPGAs

In this paper, we demonstrate systems based on Spartan-6 series FPGAs that provide full support for active partial run-time reconfiguration. We will summarize design factors for successfully applying run-time reconfiguration, reveal details on partial reconfiguration on Spartan-6 FPGAs, and introduce our easy to use design flow. In this flow, a module can multiple times be instantiated or even migrated to different systems without the need to physically reimplement such a module. The demo systems can host manifold different partial modules that each are capable to manipulate a video stream.

Jim Tørresen | Dirk Koch | Christian Beckhoff

[1] Dirk Koch,et al. Architectures, methods, and tools for distributed run-time reconfigurable FPGA-based systems , 2009 .

[2] Jürgen Teich,et al. ReCoBus-Builder — A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[3] Walter Stechele,et al. Using Partial-Run-Time Reconfigurable Hardware to accelerate Video Processing in Driver Assistance System , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[4] Jim Tørresen,et al. Routing optimizations for component-based system design and partial run-time reconfiguration on FPGAs , 2010, 2010 International Conference on Field-Programmable Technology.

[5] Tarek A. El-Ghazawi,et al. Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing , 2009, TRETS.

[6] Jürgen Teich,et al. A communication architecture for complex runtime reconfigurable systems and its implementation on spartan-3 FPGAs , 2009, FPGA '09.