Reducing Scan Test Data Volume and Time: A Diagnosis Friendly Finite Memory Compactor

As the latest process technologies are combined with steadily increasing design sizes, the result is a dramatic increase in the number of scan test vectors that must be applied during manufacturing test. This in turn may result in costly tester reloads and unacceptable test application times. In this paper the authors present a finite memory test response compactor (a class of compactors originally proposed in Rajski et al., 2003) which is diagnosis friendly. The latter is important to maintain throughput on the test floor (Stanojevic et. al., 2005, Leininger et. al., 2002). Yet, the compactor has comparable performance to other schemes Rajski et al., 2003, Mitra et al., 2004, Mitra et al., 2004) when it comes to `X' tolerance and aliasing

[1]  Janusz Rajski,et al.  Realizing high test quality goals with smart test resource usage , 2004, 2004 International Conferce on Test.

[2]  Nur A. Touba,et al.  Test vector encoding using partial LFSR reseeding , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[3]  Wu-Tung Cheng,et al.  X-filter: filtering unknowns from compacted test responses , 2005, IEEE International Conference on Test, 2005..

[4]  Vivek Chickermane,et al.  An economic analysis and ROI model for nanometer test , 2004, 2004 International Conferce on Test.

[5]  Minesh B. Amin,et al.  X-tolerant compression and application of scan-atpg patterns in a bist architecture , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[6]  Steven S. Lumetta,et al.  X-tolerant test response compaction , 2005, IEEE Design & Test of Computers.

[7]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  W. Robert Daasch,et al.  Obtaining high defect coverage for frequency-dependent defects in complex ASICs , 2003, IEEE Design & Test of Computers.

[9]  Hideo Fujiwara,et al.  Design and analysis of multiple weight linear compactors of responses containing unknown values , 2005, IEEE International Conference on Test, 2005..

[10]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[11]  Ozgur Sinanoglu,et al.  Parity-based output compaction for core-based SOCs [logic testing] , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[12]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[13]  Shianling Wu,et al.  VirtualScan: a new compressed scan technology for test cost reduction , 2004 .

[14]  Wu-Tung Cheng,et al.  Compression mode diagnosis enables high volume monitoring diagnosis flow , 2005, IEEE International Conference on Test, 2005..

[15]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[16]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[17]  Brion L. Keller,et al.  Extending OPMISR beyond 10x Scan Test Efficiency , 2002, IEEE Des. Test Comput..

[18]  Janusz Rajski,et al.  Compactor independent direct diagnosis , 2004, 13th Asian Test Symposium.

[19]  Phil Nigh,et al.  Test method evaluation experiments and data , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[20]  Sudhakar M. Reddy,et al.  Convolutional compaction of test responses , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[21]  Ozgur Sinanoglu,et al.  Efficient Construction of Aliasing-Free Compaction Circuitry , 2002, IEEE Micro.

[22]  Lei Li,et al.  Test Data Compression Using Dictionaries with Fixed-Length Indices , 2003 .

[23]  Ali Keshavarzi,et al.  Parametric Timing Failures and Defect-based Testing in Nanotechnology CMOS Digital ICs , 2003 .

[24]  Phil Nigh,et al.  Test Method Evaluation Experiments & Data , 2000 .

[25]  Srikanth Venkataraman,et al.  Enabling yield analysis with X-compact , 2005, IEEE International Conference on Test, 2005..

[26]  Camelia Hora,et al.  Trends in testing integrated circuits , 2004, 2004 International Conferce on Test.

[27]  Irith Pomeranz,et al.  On efficient X-handling using a selective compaction scheme to achieve high test response compaction ratios , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[28]  Kenneth M. Butler,et al.  Scan-based transition fault testing - implementation and low cost test challenges , 2002, Proceedings. International Test Conference.