An optimizer for hardware synthesis

A description is given of a process-graph analyzer, i.e. a program that optimizes an algorithmic hardware description while endeavoring to attain maximum speed with the minimum commitment to resources. The analyzer is part of the V-Synth system. The four major subsystems of the analyzer-the decomposer, the optimizer, the control-state generator, and the translator-are discussed. Because both its input and output are in VHDL, VHDL itself is discussed. Preliminary test results for the analyzer are presented.<<ETX>>

[1]  Jean-Loup Baer,et al.  Compilation of arithmetic expressions for parallel computations , 1968, IFIP Congress.

[2]  Alfred V. Aho,et al.  Principles of Compiler Design (Addison-Wesley series in computer science and information processing) , 1977 .

[3]  Daniel P. Siewiorek,et al.  A Technology-Relative Computer-Aided Design System: Abstract Representations, Transformations, and Design Tradeoffs , 1978, 15th Design Automation Conference.

[4]  David J. Kuck,et al.  Parallel Processing of Ordinary Programs , 1976, Adv. Comput..

[5]  Howard Trickey,et al.  Flamel: A High-Level Hardware Compiler , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  E. F. Girczyc,et al.  HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis , 1986, 23rd ACM/IEEE Design Automation Conference.

[7]  Daniel P. Siewiorek,et al.  Automated Synthesis of Data Paths in Digital Systems , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Alice C. Parker,et al.  MAHA: A Program for Datapath Synthesis , 1986, DAC 1986.

[9]  Yoichi Muraoka,et al.  Parallelism exposure and exploitation in programs , 1971 .