Design strategies for source coupled logic gates

In this paper, a strategy for the design of source-coupled logic (SCL) gates both with and without an output buffer is proposed. Closed-form design equations to size bias currents and transistor aspect ratios to meet assigned specifications are derived from a simple SCL gate analytical delay model, shown to be sufficiently accurate by extensive simulations. The design criteria proposed are simple and provide the designer with a more profound understanding of the tradeoff between delay and power consumption. More specifically, design criteria are derived to consciously manage this tradeoff in practical design cases, i.e., when either high performance or an optimum balance with power dissipation is needed. Therefore, the strategy proposed is useful right from the early design phases, and avoids tedious simulation iterations.

[1]  Hiroshi Iwai,et al.  CMOS technology-year 2010 and beyond , 1999, IEEE J. Solid State Circuits.

[2]  Kenneth C. Smith,et al.  Microelectronic circuits, 2nd ed. , 1987 .

[3]  A. Sedra,et al.  Quadrature bandpass /spl Delta//spl Sigma/ modulation for digital radio , 1997 .

[4]  E. Swanson,et al.  A monolithic 20 b delta-sigma A/D converter , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[5]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[6]  B.M.J. Kup,et al.  A bit-stream digital-to-analog converter with 18-b resolution , 1991 .

[7]  Oliver Chiu-sing Choy,et al.  A feedback control circuit design technique to suppress power noise in high speed output driver , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[8]  David J. Allstot,et al.  CMOS current steering logic for low-voltage mixed-signal integrated circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[10]  M. Kayal,et al.  Digital circuit techniques for mixed analog/digital circuits applications , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.

[11]  P. K. Vasudev,et al.  Si-ULSI with a scaled down future , 1998 .

[12]  David J. Frank,et al.  Nanoscale CMOS , 1999, Proc. IEEE.

[13]  J. Povazanec,et al.  Design procedure of low-noise high-speed adaptive output drivers , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[14]  David J. Allstot,et al.  Low-noise logic for mixed-mode VLSI circuits , 1992 .

[15]  M. Kayal,et al.  Design guidelines for CMOS current steering logic , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[16]  David J. Allstot,et al.  Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs , 1993 .

[17]  S.M.R. Hasan,et al.  Enhanced folded source-coupled logic technique for low-voltage mixed-signal integrated circuits , 2000 .

[18]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[19]  Massimo Alioto,et al.  Modelling of source-coupled logic gates , 2002, Int. J. Circuit Theory Appl..

[20]  P. Ng,et al.  Performance of CMOS differential circuits , 1996 .

[21]  D.A. Hodges,et al.  A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.

[22]  Sayfe Kiaei,et al.  CMOS source-coupled logic for mixed-mode VLSI , 1990, IEEE International Symposium on Circuits and Systems.

[23]  S.H.K. Embabi,et al.  A BiCMOS low-power current mode gate , 1994 .

[24]  I. Fujimori,et al.  A 5-V single-chip delta-sigma audio A/D converter with 111 dB dynamic range , 1997 .

[25]  T. Ohguro,et al.  The impact of scaling down to deep-submicron on CMOS RF circuits , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[26]  H. A. Leopold,et al.  A monolithic CMOS 20-b analog-to-digital converter , 1991 .

[27]  P.K. Chatterjee,et al.  An Investigation of the Charge Conservation Problem for MOSFET Circuit Simulation , 1983, IEEE Journal of Solid-State Circuits.

[28]  Rob A. Rutenbar,et al.  Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis , 1994, IEEE J. Solid State Circuits.

[29]  S. Masui.  Simulation of substrate coupling in mixed-signal MOS circuits , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[30]  David J. Allstot,et al.  Synthesis techniques for CMOS folded source-coupled logic circuits , 1992 .

[31]  B.M.J. Kup,et al.  A Bitstrearn Digital-to-analog Converter With 18b Resolution , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[32]  Kenneth R. Laker,et al.  Design of analog integrated circuits and systems , 1994 .

[33]  S.M.R. Hasan,et al.  Current mode BiCMOS folded source-coupled logic circuits , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[34]  A. Grabel,et al.  A method for the determination of the transfer function of electronic circuits , 1973 .

[35]  Chenming Hu,et al.  MOSFET Modeling & BSIM3 User’s Guide , 1999 .

[36]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[37]  J. L. Prince,et al.  Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise , 1993 .

[38]  D.L. Critchlow,et al.  Mosfet Scaling-the Driver of VLSI Technology , 1999, Proceedings of the IEEE.