Insights on the transient response of fully and partially depleted SOI technologies under heavy-ion and dose-rate irradiations

The sensitivity of SOI technologies to transient irradiations (both dose rate and heavy ions) is analyzed as a function of the technology architecture with experiments and simulations. Two main parameters are considered. First, the thickness of the silicon film, which determines the fully or partially depleted state of SOI devices. This parameter strongly influences the parasitic bipolar, which amplifies the radiation-generated charge. In particular, fully depleted devices show a low bipolar gain due to a high-impact ionization. Secondly, the doping profile in the drain region, which varies with process optimization. The trend is to use shallow junctions to reduce short-channel effects in partially depleted devices. Shallow-drain junctions in partially depleted devices contribute to increases in drain-region sensitivity. As a result, fully depleted architectures are more adapted to reduce the radiation sensitivity of future SOI technologies, because it both reduces the bipolar amplification and the sensitivity of the drain region.

[1]  K. Bernstein,et al.  Soft error rate scaling for emerging SOI technology options , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[2]  V. Ferlet-Cavrois,et al.  Comparison of the sensitivity to heavy ions of SRAM's in different SIMOX technologies , 1994, IEEE Electron Device Letters.

[3]  T. Iwamatsu,et al.  High soft-error tolerance body-tied SOI technology with partial trench isolation (PTI) for next generation devices , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[4]  J. L. Pelloie,et al.  Total dose effects on a fully-depleted SOI NMOSFET and its lateral parasitic transistor , 1997 .

[5]  V. Ferlet-Cavrois,et al.  Transient radiation effects in CMOS/SOI transistors and circuits , 1997, RADECS 97. Fourth European Conference on Radiation and its Effects on Components and Systems (Cat. No.97TH8294).

[6]  C. T. Nguyen,et al.  Parasitic bipolar gain in fully depleted n-channel SOI MOSFET's , 1994 .

[7]  Hyung-Kyu Lim,et al.  Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's , 1983, IEEE Transactions on Electron Devices.

[8]  O. Faynot,et al.  A scalable SOI technology for three successive generations: 0.18, 0.13 and 0.1 /spl mu/m for low-voltage and low-power applications , 1996, 1996 IEEE International SOI Conference Proceedings.

[9]  O. Faynot,et al.  Sub-0.25 /spl mu/m ultra-thin SOI CMOS with a single N+ gate process for low-voltage and low-power applications , 1996, 1996 IEEE International SOI Conference Proceedings.

[10]  D. S. Walsh,et al.  SEU-sensitive volumes in bulk and SOI SRAMs from first-principles calculations and experiments , 2001 .

[11]  L.W. Massengill,et al.  Single-event charge enhancement in SOI devices , 1990, IEEE Electron Device Letters.

[12]  Eric Delagnes,et al.  Study of proton radiation effects on analog IC designed for high energy physics in a BiCMOS-JFET radhard SOI technology , 1994 .

[13]  D. S. Walsh,et al.  Single-event upset and snapback in silicon-on-insulator devices and integrated circuits , 2000 .

[14]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[15]  Robert Ecoffet,et al.  Determination of key parameters for SEU occurrence using 3-D full cell SRAM simulations , 1999 .

[16]  S. T. Liu,et al.  Worst case total dose radiation response of 0.35 /spl mu/m SOI CMOSFETs , 1999 .

[17]  Jerry G. Fossum,et al.  Analysis and control of floating-body bipolar effects in fully depleted submicrometer SOI MOSFET's , 1991 .

[18]  A.J. Auberton-Herve,et al.  SOI : Materials to Systems , 1996, International Electron Devices Meeting. Technical Digest.

[19]  Kenji Natori,et al.  Analysis of the drain breakdown mechanism in ultra-thin-film SOI MOSFETs , 1990 .

[20]  O. Faynot,et al.  Compact analytical modeling of SOI partially depleted MOSFETs with LETISOI , 2001 .

[21]  B. Giffard,et al.  SEU in SOI SRAMs-a static model , 1994 .

[22]  D. S. Walsh,et al.  Charge collection in SOI capacitors and circuits and its effect on SEU hardness , 2002 .

[23]  O. Flament,et al.  Study of transient current induced by heavy-ion in NMOS/SOI transistors , 2002 .

[24]  Philippe Roche,et al.  Comparison of the sensitivity to heavy ions of 0.25-/spl mu/m bulk and SOI technologies , 2002 .