An FPGA Platform for Real-Time Simulation of Spiking Neuronal Networks
暂无分享,去创建一个
Paolo Meloni | Luigi Raffo | Paolo Massobrio | Danilo Pani | Giuseppe Tuveri | Francesca Palumbo | P. Massobrio | D. Pani | L. Raffo | F. Palumbo | Giuseppe Tuveri | P. Meloni
[1] Cameron Patterson,et al. Scalable event-driven native parallel processing: the SpiNNaker neuromimetic system , 2010, Conf. Computing Frontiers.
[2] Robert E. Hampson,et al. A Hippocampal Cognitive Prosthesis: Multi-Input, Multi-Output Nonlinear Modeling and VLSI Implementation , 2012, IEEE Transactions on Neural Systems and Rehabilitation Engineering.
[3] Marc-Oliver Gewaltig,et al. NEST (NEural Simulation Tool) , 2007, Scholarpedia.
[4] Avner Wallach,et al. Neuronal Response Clamp , 2010, Front. Neuroeng..
[5] Alessandro Vato,et al. Burst detection algorithms for the analysis of spatio-temporal patterns in cortical networks of neurons , 2005, Neurocomputing.
[6] Giacomo Indiveri,et al. The Cerebellum Chip: an Analog VLSI Implementation of a Cerebellar Model of Classical Conditioning , 2004, NIPS.
[7] Luigi Raffo,et al. Real-time blind audio source separation: performance assessment on an advanced digital signal processor , 2014, The Journal of Supercomputing.
[8] Gert Cauwenberghs,et al. Biophysical Neural Spiking, Bursting, and Excitability Dynamics in Reconfigurable Analog VLSI , 2011, IEEE Transactions on Biomedical Circuits and Systems.
[9] G. L. Masson,et al. Feedback inhibition controls spike transfer in hybrid thalamic circuits , 2002, Nature.
[10] A. Cassidy,et al. FPGA Based Silicon Spiking Neural Array , 2007, 2007 IEEE Biomedical Circuits and Systems Conference.
[11] A. Cassidy,et al. Dynamical digital silicon neurons , 2008, 2008 IEEE Biomedical Circuits and Systems Conference.
[12] Wayne Luk,et al. NeuroFlow: A General Purpose Spiking Neural Network Simulation Platform using Customizable Processors , 2016, Front. Neurosci..
[13] Yannick Bornat,et al. In vitro large-scale experimental and theoretical studies for the realization of bi-directional brain-prostheses , 2013, Front. Neural Circuits.
[14] Kevin Van Sickle,et al. A reconfigurable spiking neural network digital ASIC simulation and implementation , 2009, Proceedings of the IEEE 2009 National Aerospace & Electronics Conference (NAECON).
[15] Ammar Belatreche,et al. Challenges for large-scale implementations of spiking neural networks on FPGAs , 2007, Neurocomputing.
[16] Michael L. Hines,et al. The NEURON Book , 2006 .
[17] Wayne Luk,et al. FPGA Accelerated Simulation of Biologically Plausible Spiking Neural Networks , 2009, 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines.
[18] Paolo Meloni,et al. ASAM: Automatic Architecture Synthesis and Application Mapping , 2012, 2012 15th Euromicro Conference on Digital System Design.
[19] A.P. Nawrot,et al. Embedding living neurons into simulated neural networks , 2003, First International IEEE EMBS Conference on Neural Engineering, 2003. Conference Proceedings..
[20] D. Pani,et al. Real-time processing of tfLIFE neural signals on embedded DSP platforms: A case study , 2011, 2011 5th International IEEE/EMBS Conference on Neural Engineering.
[21] Yannick Bornat,et al. Bio-Inspired Controller on an FPGA Applied to Closed-Loop Diaphragmatic Stimulation , 2016, Front. Neurosci..
[22] Yannick Bornat,et al. Biorealistic spiking neural network on FPGA , 2013, 2013 47th Annual Conference on Information Sciences and Systems (CISS).
[23] Steve B. Furber,et al. The SpiNNaker Project , 2014, Proceedings of the IEEE.
[24] Andres Upegui,et al. An FPGA platform for on-line topology exploration of spiking neural networks , 2005, Microprocess. Microsystems.
[25] Steve M. Potter,et al. Closed-Loop, Open-Source Electrophysiology , 2010, Front. Neurosci..
[26] U. Ruckert,et al. ParSPIKE-a parallel DSP-accelerator for dynamic simulation of large spiking neural networks , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.
[27] Romain Brette,et al. The Brian Simulator , 2009, Front. Neurosci..
[28] Robert H. Lee,et al. An FPGA-based approach to high-speed simulation of conductance-based neuron models , 2007, Neuroinformatics.
[29] Nicholas T. Carnevale,et al. Simulation of networks of spiking neurons: A review of tools and strategies , 2006, Journal of Computational Neuroscience.
[30] Luigi Raffo,et al. NInFEA: an embedded framework for the real-time evaluation of fetal ECG extraction algorithms , 2013, Biomedizinische Technik. Biomedical engineering.
[31] Steve B. Furber,et al. Breaking the millisecond barrier on SpiNNaker: implementing asynchronous event-based plastic models with microsecond resolution , 2015, Front. Neurosci..
[32] Eugene M. Izhikevich,et al. Simple model of spiking neurons , 2003, IEEE Trans. Neural Networks.
[33] Luca Citi,et al. Real-Time Neural Signals Decoding onto Off-the-Shelf DSP Processors for Neuroprosthetic Applications , 2016, IEEE Transactions on Neural Systems and Rehabilitation Engineering.
[34] Giovanni Danese,et al. The Human Brain Project: Parallel technologies for biologically accurate simulation of Granule cells , 2016, Microprocess. Microsystems.
[35] Olivier Temam,et al. Hardware spiking neurons design: Analog or digital? , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).
[36] T. Schoenauer,et al. MASPINN: novel concepts for a neuroaccelerator for spiking neural networks , 1999, Other Conferences.
[37] Wim L. C. Rutten,et al. Long-term characterization of firing dynamics of spontaneous bursts in cultured neural networks , 2004, IEEE Transactions on Biomedical Engineering.
[38] Tarek M. Taha,et al. FPGA Implementation of Izhikevich Spiking Neural Networks for Character Recognition , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.
[39] Steve M. Potter,et al. Controlling Bursting in Cortical Cultures with Closed-Loop Multi-Electrode Stimulation , 2005, The Journal of Neuroscience.
[40] Stephen B. Furber,et al. Efficient modelling of spiking neural networks on a scalable chip multiprocessor , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).
[41] Qingxiang Wu,et al. A Novel Approach for the Implementation of Large Scale Spiking Neural Networks on FPGA Hardware , 2005, IWANN.
[42] Anthony G. Pipe,et al. Implementing Spiking Neural Networks for Real-Time Signal-Processing and Control Applications: A Model-Validated FPGA Approach , 2007, IEEE Transactions on Neural Networks.
[43] W. Wildman,et al. Theoretical Neuroscience , 2014 .
[44] Gert Cauwenberghs,et al. Biophysical neural spiking and bursting dynamics in reconfigurable analog VLSI , 2010, 2010 Biomedical Circuits and Systems Conference (BioCAS).
[45] Sander M. Bohte,et al. Computing with Spiking Neuron Networks , 2012, Handbook of Natural Computing.
[46] Theodore W Berger,et al. A cortical neural prosthesis for restoring and enhancing memory , 2011, Journal of neural engineering.
[47] Andres Upegui,et al. An Functional Spiking Neuron Hardware Oriented Model , 2003, IWANN.