A 0.3V Rail-to-Rail Three-Stage OTA With High DC Gain and Improved Robustness to PVT Variations

This paper presents a novel 0.3V rail-to-rail body-driven three-stage operational transconductance amplifier (OTA). The proposed OTA architecture allows achieving high DC gain in spite of the bulk-driven input. This is due to the doubled body transconductance at the first and third stages, and to a high gain, gate-driven second stage. The bias current in each branch of the OTA is accurately set through gate-driven or bulk-driven current mirrors, thus guaranteeing an outstanding stability of main OTA performance parameters to PVT variations. In the first stage, the input signals drive the bulk terminals of both NMOS and PMOS transistors in a complementary fashion, allowing a rail-to-rail input common mode range (ICMR). The second stage is a gate-driven, complementary pseudo-differential stage with an high DC gain and a local CMFB. The third stage implements the differential-to-single-ended conversion through a body-driven complementary pseudo-differential pair and a gate-driven current mirror. Thanks to the adoption of two fully differential stages with common mode feedback (CMFB) loop, the common-mode rejection ratio (CMRR) in typical conditions is greatly improved with respect to other ultra-low-voltage (ULV) bulk-driven OTAs. The OTA has been fabricated in a commercial 130nm CMOS process from STMicroelectronics. Its area is about $0.002 \ mm^{2}$ , and power consumption is less than 35nW at the supply-voltage of 0.3V. With a load capacitance of 35pF, the OTA exhibits a DC gain and a unity-gain frequency of about 85dB and 10kHz, respectively.

[1]  G. Scotti,et al.  Enabling ULV Fully Synthesizable Analog Circuits: The BA Cell, a Standard-Cell-Based Building Block for Analog Design , 2022, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Safwan Mawlood Hussein,et al.  0.4-V Tail-Less Quasi-Two-Stage OTA Using a Novel Self-Biasing Transconductance Cell , 2022, IEEE Transactions on Circuits and Systems Part 1: Regular Papers.

[3]  G. Scotti,et al.  A Tree-Based Architecture for High-Performance Ultra-Low-Voltage Amplifiers , 2022, Journal of Low Power Electronics and Applications.

[4]  Siwan Dong,et al.  A 0.25-V 90dB PVT-stabilized Four-stage OTA with Linear Q-factor Modulation and Fast Slew-Rate Enhancement for Ultra-Low Supply ADCs , 2021, AEU - International Journal of Electronics and Communications.

[5]  Francesco Centurelli,et al.  A 0.3 V Rail-to-Rail Ultra-Low-Power OTA with Improved Bandwidth and Slew Rate , 2021, Journal of Low Power Electronics and Applications.

[6]  Marco Grossi,et al.  Energy Harvesting Strategies for Wireless Sensor Networks and Mobile Devices: A Review , 2021, Electronics.

[7]  G. Scotti,et al.  A 0.3 V, Rail-to-Rail, Ultralow-Power, Non-Tailed, Body-Driven, Sub-Threshold Amplifier , 2021, Applied Sciences.

[8]  Roberto Rubino,et al.  Re-Thinking Analog Integrated Circuits in Digital Terms: A New Design Concept for the IoT Era , 2021, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Tanmay Dubey,et al.  Subthreshold biased enhanced bulk-driven double recycling current mirror OTA , 2020, Analog Integrated Circuits and Signal Processing.

[10]  Ki-Chan Woo,et al.  A 0.25-V Rail-to-Rail Three-Stage OTA With an Enhanced DC Gain , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Hassan Faraji Baghtash,et al.  A 0.4 ​V, body-driven, fully differential, tail-less OTA based on current push-pull , 2020, Microelectron. J..

[12]  Fabian Khateb,et al.  A 0.3-V 98-dB Rail-to-Rail OTA in $0.18~\mu$ m CMOS , 2020, IEEE Access.

[13]  Fabian Khateb,et al.  A Compact 0.3-V Class AB Bulk-Driven OTA , 2020, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Salvatore Pennisi,et al.  Ultra-Low Power Amplifiers for IoT Nodes , 2018, 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[15]  Fabian Khateb,et al.  Design and implementation of sub 0.5‐V OTAs in 0.18‐μm CMOS , 2018, Int. J. Circuit Theory Appl..

[16]  Ahmed Fahmy,et al.  A Fully Synthesized 77-dB SFDR Reprogrammable SRMC Filter Using Digital Standard Cells , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Nan Sun,et al.  A scaling compatible, synthesis friendly VCO-based delta-sigma ADC design and synthesis methodology , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[18]  Akihiro Tanaka,et al.  0.5-V 70-nW Rail-to-Rail Operational Amplifier Using a Cross-Coupled Output Stage , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[19]  Peter R. Kinget,et al.  Scaling analog circuits into deep nanoscale CMOS: Obstacles and ways to overcome them , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).

[20]  Gordon W. Roberts,et al.  An Ultra-Low-Voltage CMOS Process-Insensitive Self-Biased OTA With Rail-to-Rail Input Range , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Sameer R. Sonkusale,et al.  A 60-dB Gain OTA Operating at 0.25-V Power Supply in 130-nm Digital CMOS Process , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Ramón González Carvajal,et al.  Using Floating Gate and Quasi-Floating Gate Techniques for Rail-to-Rail Tunable CMOS Transconductor Design , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Un-Ku Moon,et al.  Digitally synthesized stochastic flash ADC using only standard digital cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[24]  P. Kinget,et al.  0.5-V analog circuit techniques and their application in OTA and filter design , 2005, IEEE Journal of Solid-State Circuits.

[25]  Edgar Sanchez-Sinencio,et al.  A fully balanced pseudo-differential OTA with common-mode feedforward and inherent common-mode feedback detector , 2003, IEEE J. Solid State Circuits.

[26]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .