Tiger: a timing-driven gate array and standard cell layout system
暂无分享,去创建一个
Xianlong Hong | Ernest S. Kuh | Chung-Kuan Cheng | Tianxiong Xue | Yici Cai | Changge Qiao | Pujiang Huang | Zhiwei Kang | Chung-Kuan Cheng | E. Kuh | Yici Cai | Xianlong Hong | T. Xue | Changge Qiao | P. Huang | Zhiwei Kang
[1] Xianlong Hong,et al. FARM: an efficient feed-through pin assignment algorithm , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[2] Carl Sechen,et al. A new global router for row-based layout , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.
[3] Xianlong Hong,et al. An Efficient Timing-Driven Global Routing Algorithm , 1993, 30th ACM/IEEE Design Automation Conference.
[4] Arvind Srinivasan,et al. RITUAL: a performance driven placement algorithm for small cell ICs , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[5] Mark Horowitz,et al. Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Xianlong Hong,et al. Performance-Driven Steiner Tree Algorithms for Global Routing , 1993, 30th ACM/IEEE Design Automation Conference.
[7] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .