Stacked convolutional sparse denoising auto-encoder for identification of defect patterns in semiconductor wafer map

Abstract In semiconductor manufacturing systems, those defects on wafer maps tend to cluster and then these spatial patterns provide important process information for helping operators in finding out root-causes of abnormal processes. Deep learning has achieved many successes in image and visual analysis. This study concentrates on developing a hybrid deep learning model to learn effective discriminative features from wafer maps through a deep network structure. This paper proposes a novel feature learning method, stacked convolutional sparse denoising auto-encoder (SCSDAE) for wafer map pattern recognition (WMPR) in semiconductor manufacturing processes, in which the features will be extracted from images directly. Different from the regular stacked denoising auto-encoder (SDAE) and convolutional neural network (CNN), SCSDAE integrates CNN and SDAE to learn effective features and accumulate the robustness layer by layer, which adopts SDAE as the feature extractor and stacks well-designed fully connected SDAE in a convolutional way to obtain much robust feature representations. The effectiveness of the proposed method has been demonstrated by experimental results from a simulation dataset and real-world wafer map dataset (WM-811K). This study provides the guidance to applications of hybrid deep learning in semiconductor manufacturing processes to improve product quality and yields.

[1]  Chih-Hsuan Wang,et al.  Automatic identification of spatial defect patterns for semiconductor manufacturing , 2006 .

[2]  Geoffrey E. Hinton,et al.  Deep Learning , 2015, Nature.

[3]  David J. Field,et al.  Emergence of simple-cell receptive field properties by learning a sparse code for natural images , 1996, Nature.

[4]  Honglak Lee,et al.  Convolutional deep belief networks for scalable unsupervised learning of hierarchical representations , 2009, ICML '09.

[5]  Way Kuo,et al.  Model-based clustering for integrated circuit yield enhancement , 2007, Eur. J. Oper. Res..

[6]  Lee-Ing Tong,et al.  Wafer defect pattern recognition by multi-class support vector machines by using a novel defect cluster index , 2009, Expert Syst. Appl..

[7]  Zhaowei Zhong,et al.  Defect detection on semiconductor wafer surfaces , 2005 .

[8]  Ye Chow Kuang,et al.  Defect cluster recognition system for fabricated semiconductor wafers , 2013, Eng. Appl. Artif. Intell..

[9]  R. A. Leibler,et al.  On Information and Sufficiency , 1951 .

[10]  Chenn-Jung Huang,et al.  Clustered defect detection of high quality chips using self-supervised multilayer perceptron , 2007, Expert Syst. Appl..

[11]  Jean Ponce,et al.  A Theoretical Analysis of Feature Pooling in Visual Recognition , 2010, ICML.

[12]  Simon J. Doran,et al.  Stacked Autoencoders for Unsupervised Feature Learning and Multiple Organ Detection in a Pilot Study Using 4D Patient Data , 2013, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[13]  Chin-Hui Lee,et al.  Exploiting deep neural networks for detection-based speech recognition , 2013, Neurocomputing.

[14]  Junghui Chen,et al.  A self-growing hidden Markov tree for wafer map inspection , 2009 .

[15]  Abien Fred Agarap.  A Neural Network Architecture Combining Gated Recurrent Unit (GRU) and Support Vector Machine (SVM) for Intrusion Detection in Network Traffic Data , 2017, ICMLC.

[16]  Takeshi Nakazawa,et al.  Wafer Map Defect Pattern Classification and Image Retrieval Using Convolutional Neural Network , 2018, IEEE Transactions on Semiconductor Manufacturing.

[17]  Bernd Scholz-Reiter,et al.  Design of deep convolutional neural network architectures for automated feature extraction in industrial inspection , 2016 .

[18]  Jürgen Schmidhuber,et al.  Stacked Convolutional Auto-Encoders for Hierarchical Feature Extraction , 2011, ICANN.

[19]  Hao Wu,et al.  An intelligent vision-based approach for helmet identification for work safety , 2018, Comput. Ind..

[20]  Jianbo Yu,et al.  Wafer Map Defect Detection and Recognition Using Joint Local and Nonlocal Linear Discriminant Analysis , 2016, IEEE Transactions on Semiconductor Manufacturing.

[21]  Seokho Kang,et al.  Joint modeling of classification and regression for improving faulty wafer detection in semiconductor manufacturing , 2018, J. Intell. Manuf..

[22]  Ming-Ju Wu,et al.  Wafer Map Failure Pattern Recognition and Similarity Ranking for Large-Scale Data Sets , 2015, IEEE Transactions on Semiconductor Manufacturing.

[23]  Scott MacKinnon,et al.  Statistical methods for visual defect metrology , 1998 .

[24]  H. Hajj,et al.  Wafer Classification Using Support Vector Machines , 2012, IEEE Transactions on Semiconductor Manufacturing.

[25]  Chang Ouk Kim,et al.  A Deep Learning Model for Robust Wafer Fault Monitoring With Sensor Measurement Noise , 2017, IEEE Transactions on Semiconductor Manufacturing.

[26]  Mohammed Ismail,et al.  Simplified Subspaced Regression Network for Identification of Defect Patterns in Semiconductor Wafer Maps , 2015, IEEE Transactions on Industrial Informatics.

[27]  Chih-Hsuan Wang,et al.  Recognition of semiconductor defect patterns using spatial filtering and spectral clustering , 2008, Expert Syst. Appl..

[28]  Geoffrey E. Hinton,et al.  ImageNet classification with deep convolutional neural networks , 2012, Commun. ACM.

[29]  G. De Nicolao,et al.  Unsupervised Spatial Pattern Classification of Electrical Failures in Semiconductor Manufacturing , 2003 .

[30]  Geoffrey E. Hinton,et al.  Rectified Linear Units Improve Restricted Boltzmann Machines , 2010, ICML.

[31]  Chen-Fu Chien,et al.  Similarity Searching for Defective Wafer Bin Maps in Semiconductor Manufacturing , 2014, IEEE Transactions on Automation Science and Engineering.

[32]  Chih-Hsuan Wang,et al.  Separation of composite defect patterns on wafer bin map using support vector clustering , 2009, Expert Syst. Appl..

[33]  MuDer Jeng,et al.  Wafer defect inspection by neural analysis of region features , 2011, J. Intell. Manuf..

[34]  Geoffrey E. Hinton,et al.  Visualizing Data using t-SNE , 2008 .

[35]  Fei-Long Chen,et al.  A neural-network approach to recognize defect spatial pattern in semiconductor fabrication , 2000 .

[36]  Young-Seon Jeong,et al.  A Regularized Singular Value Decomposition-Based Approach for Failure Pattern Classification on Fail Bit Map in a DRAM Wafer , 2015, IEEE Transactions on Semiconductor Manufacturing.

[37]  Sung-Hee Kim,et al.  Multi-step ART1 algorithm for recognition of defect patterns on semiconductor wafers , 2012 .

[38]  Chang Ouk Kim,et al.  A Convolutional Neural Network for Fault Classification and Diagnosis in Semiconductor Manufacturing Processes , 2017, IEEE Transactions on Semiconductor Manufacturing.

[39]  Nitish Srivastava,et al.  Improving neural networks by preventing co-adaptation of feature detectors , 2012, ArXiv.

[40]  Tao Yuan,et al.  Spatial defect pattern recognition on semiconductor wafers using model-based clustering and Bayesian inference , 2008, Eur. J. Oper. Res..

[41]  Martín Abadi,et al.  TensorFlow: Large-Scale Machine Learning on Heterogeneous Distributed Systems , 2016, ArXiv.

[42]  Heeyoung Kim,et al.  Detection and clustering of mixed-type defect patterns in wafer bin maps , 2018 .

[43]  In-So Kweon,et al.  Ambiguous Surface Defect Image Classification of AMOLED Displays in Smartphones , 2016, IEEE Transactions on Industrial Informatics.

[44]  Jian Zhang,et al.  Convolutional Sparse Autoencoders for Image Classification , 2018, IEEE Transactions on Neural Networks and Learning Systems.

[45]  Szu-Hao Huang,et al.  Automated visual inspection in the semiconductor industry: A survey , 2015, Comput. Ind..

[46]  Heeyoung Kim,et al.  Classification of Mixed-Type Defect Patterns in Wafer Bin Maps Using Convolutional Neural Networks , 2018, IEEE Transactions on Semiconductor Manufacturing.

[47]  Shu Zhan,et al.  Face detection using representation learning , 2016, Neurocomputing.

[48]  Yang Wang,et al.  Unsupervised local deep feature for image recognition , 2016, Inf. Sci..