Implementing multi-gigahertz test systems using CMOS FPGAs and PECL components

Two research projects are described that develop low-cost techniques for testing multi-gigahertz devices. Each project uses commercially available components to keep costs low, and achieves performance characteristics comparable to (and in some ways exceeding) more expensive ATE. An FPGA-based logic core provides flexibility, adaptability, and communication with controlling computers while customized emitter-coupled logic achieves multi-gigahertz data rates with about /spl plusmn/25ps timing accuracy. This paper has been adapted from (Keezer, 2005).

[1]  Q. Zhou,et al.  Test support processors for enhanced testability of high performance circuits , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  David C. Keezer,et al.  Multi-purpose digital test core utilizing programmable logic , 2002, Proceedings. International Test Conference.

[3]  Keren Bergman,et al.  Application and demonstration of a digital test core: optoelectronic test bed and wafer-level prober , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[4]  Carl Edward Gray,et al.  Low-cost multi-gigahertz test systems using CMOS FPGAs and PECL , 2005, Design, Automation and Test in Europe.

[5]  J.P. Mack,et al.  Optical packet routing and virtual buffering in an eight-node data vortex switching fabric , 2004, IEEE Photonics Technology Letters.