An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock

This paper presents an on-chip monitoring circuit (OCMC) for analyzing the signal integrity of high-speed signals for a chip-to-chip interface with a source-synchronous clocking scheme. The proposed OCMC consists of a fractional-N phase-locked loop (PLL)-based frequency synthesizer, a high-bandwidth track-and-hold circuit, and a 10-bit analog-to-digital converter (ADC) to implement a subsampling scheme. The proposed fractional-N PLL-based frequency synthesizer improves the time jitter accumulated in a voltage-controlled oscillator using a fractional frequency divider operated by an eight-phase clock. The bandwidth of the track-and-hold circuit is designed to be 6 GHz, using inductive peaking realized through a source follower. The OCMC samples 49 points over two unit intervals of a high-speed input signal when the frequency multiplication of the frequency synthesizer is 6.125/6. The 10-bit ADC uses the architecture of a pipelined successive approximation register ADC to reduce the power consumption and chip area. The proposed OCMC is implemented with 65-nm CMOS technology and a 1.2 V supply. The 8-Gb/s chip-to-chip interface signal is reconstructed with time and voltage resolutions of 5.1 ps and 1.17 mV, respectively.

[1]  Takashi Masuda,et al.  10.4 A 12Gb/s 0.9mW/Gb/s wide-bandwidth injection-type CDR in 28nm CMOS with reference-free frequency capture , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[2]  Leonid Belostotski,et al.  A 12.5-Gb/s On-Chip Oscilloscope to Measure Eye Diagrams and Jitter Histograms of High-Speed Signals , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Yunsaing Kim,et al.  A 16.8 Gbps/Channel Single-Ended Transceiver in 65 nm CMOS for SiP-Based DRAM Interface on Si-Carrier Channel , 2015, IEEE Journal of Solid-State Circuits.

[4]  K.J. Wang,et al.  Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL , 2008, IEEE Journal of Solid-State Circuits.

[5]  Takashi Masuda,et al.  A 12 Gb/s 0.9 mW/Gb/s Wide-Bandwidth Injection-Type CDR in 28 nm CMOS With Reference-Free Frequency Capture , 2016, IEEE Journal of Solid-State Circuits.

[6]  Emad Hegazi,et al.  A Multigigahertz Multimodulus Frequency Divider in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  M.H. Perrott,et al.  A 1-MHZ bandwidth 3.6-GHz 0.18-/spl mu/m CMOS fractional-N synthesizer utilizing a hybrid PFD/DAC structure for reduced broadband phase noise , 2006, IEEE Journal of Solid-State Circuits.

[8]  T.Y. Nguyen,et al.  On-chip jitter and oscilloscope circuits using an asynchronous sample clock , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[9]  Shih-An Yu,et al.  A 0.65-V 2.5-GHz Fractional-N Synthesizer With Two-Point 2-Mb/s GFSK Data Modulation , 2009, IEEE Journal of Solid-State Circuits.

[10]  Yu Zheng,et al.  On-chip oscilloscopes for noninvasive time-domain measurement of waveforms in digital integrated circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Gordon W. Roberts,et al.  Track and hold for Giga-sample ADC applications using CMOS technology , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[12]  James F. Buckwalter,et al.  30.8 A 30GS/s double-switching track-and-hold amplifier with 19dBm IIP3 in an InP BiCMOS technology , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[13]  Eric A. M. Klumperink,et al.  Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Yong Liu,et al.  An 8x 10-Gb/s Source-Synchronous I/O System Based on High-Density Silicon Carrier Interconnects , 2012, IEEE Journal of Solid-State Circuits.

[15]  Jan Craninckx,et al.  A 1.7 mW 11b 250 MS/s 2-Times Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS , 2012, IEEE Journal of Solid-State Circuits.

[16]  Dan Oh,et al.  In-situ characterization of 3D package systems with on-chip measurements , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[17]  James E. Jaussi,et al.  An 8-Gb/s simultaneous bidirectional link with on-die waveform capture , 2003, IEEE J. Solid State Circuits.

[18]  S. Rylov,et al.  An 8×10-Gb/s source-synchronous I/O system based on high-density silicon carrier interconnects , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[19]  Barrie Hayes-Gill,et al.  High-Speed Digitizing of Repetitive Waveforms Using Accurate Interleaved Sampling , 2007, IEEE Transactions on Instrumentation and Measurement.

[20]  Chin-Long Wey,et al.  A 5.5-GHz 1-mW Full-Modulus-Range Programmable Frequency Divider in 90-nm CMOS Process , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  Daibashish Gangopadhyay,et al.  A 2.4-GHz Extended-Range Type-I $\Sigma\Delta$ Fractional-$N$ Synthesizer With 1.8-MHz Loop Bandwidth and $-$110-dBc/Hz Phase Noise , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.