Cost of "ad hoc" wafer release policies

Modern manufacturing operations must, on one hand, be very flexible in order to react to the rapidly changing market needs, and on the other hand, as cost effective as possible. The chaotic nature of the market, however, does not allow systematic minimization of manufacturing costs. This paper studies manufacturing flexibility, manufacturing cost trade-off. The analysis is performed using a simulation technique and assuming that the chaotic nature of the market can be modeled by 'ad hoc' wafer release policies.

[1]  Wojciech Maly,et al.  Cost of Silicon Viewed from VLSI Design Perspective , 1994, 31st Design Automation Conference.

[2]  Lawrence M. Wein,et al.  On the relationship between yield and cycle time in semiconductor wafer fabrication , 1992 .

[3]  N. Abt,et al.  Cost Analysis for a Multiple Product / Multiple Process Factory: Application of SEMATECH's Future Factory Design Methodology , 1993, Proceedings. IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop.

[4]  Wojciech Maly,et al.  Computer-aided design for VLSI circuit manufacturability , 1990, Proc. IEEE.

[5]  Wojciech Maly,et al.  Estimation of wafer cost for technology design , 1993, Proceedings of IEEE International Electron Devices Meeting.