A 1.74mW/GHz 0.11–2.5GHz fast-locking, jitter-reducing, 180° phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers

A 180° phase-shift digital delay-locked loop (DLL) for LPDDR4 memory controllers is composed of a global DLL and a local DLL for each channel. The global DLL uses a time-to-digital converter to achieve fast-locking, and then shuts down to reduce power consumption. The local DLL, locking based on delay codes from the global DLL, uses a digital window phase detector (PD) and tracks the input clock phase to compensate for process, voltage, and temperature variations. Repeatedly controlled window size of the digital window PD in this local DLL reduces the high-frequency jitter compared to the DLL using bang-bang PD. Implemented in 65nm CMOS process, proposed digital DLL dissipates 1.74mW/GHz and occupies 0.074mm2. It operates over a frequency range of 0.11-2.5GHz, and locks within 6 cycles at 0.11GHz and within 17 cycles at 2.5GHz. At 2.5GHz, the integrated jitter of the DLL output clock with the digital window PD is 953fsrms and the long-term jitter of it is 2.64psrms and 20.6pspp.

[1]  张丹丹,et al.  A Fast-Locking Digital DLL with a High Resolution Time-to-Digital Converter , 2013 .

[2]  Wei Li,et al.  A fast-locking digital DLL with a high resolution time-to-digital converter , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[3]  Hongyi Chen,et al.  An Implementation of Fast-Locking and Wide-Range 11-bit Reversible SAR DLL , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Rong-Jyi Yang,et al.  Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Chulwoo Kim,et al.  A 0.17–1.4GHz low-jitter all digital DLL with TDC-based DCC using pulse width detection scheme , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[6]  Jaeha Kim,et al.  A 1.3-mW, 1.6-GHz digital delay-locked loop with two-cycle locking time and dither-free tracking , 2013, 2013 Symposium on VLSI Circuits.

[7]  T. Matano,et al.  A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  Young-Hyun Jun,et al.  A DLL With Jitter Reduction Techniques and Quadrature Phase Generation for DRAM Interfaces , 2009, IEEE Journal of Solid-State Circuits.

[9]  Shen-Iuan Liu,et al.  A 6.7MHz-to-1.24GHz 0.0318mm2 fast-locking all-digital DLL in 90nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  Jared Zerbe,et al.  A 400MHz – 1.6GHz fast lock, jitter filtering ADDLL based burst mode memory interface , 2013, 2013 Symposium on VLSI Circuits.

[11]  Taejin Kim,et al.  A 0.1–1.5 GHz all-digital phase inversion delay-locked loop , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[12]  Seong-Ook Jung,et al.  All-digital 90° phase-shift DLL with a dithering jitter suppression scheme , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[13]  Amr Elshazly,et al.  A 2GHz-to-7.5GHz quadrature clock-generator using digital delay locked loops for multi-standard I/Os in 14nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.