High-Level Virtual Prototyping of Signal Integrity in Bus Communication

In this paper, a novel methodology for high-level modeling of bus communication in embedded systems is introduced. It allows the dynamic evaluation of their signal integrity (SI) characteristics at the virtual prototyping step (i.e., before physical realization). The method is based on the association of functional and nonfunctional modules. Functional modules represent the ideal behavior of the system, while nonfunctional modules use neural networks to model SI effects. This approach was implemented in SystemC-AMS, using the timed data flow model of computation. The method is illustrated by a Universal Serial Bus (USB) 3.0 application, where modular and parameterizable models are introduced. The method achieved good accuracy (<;5%) while allowing significant simulation speedup (up to 2000 times), compared with SPICE-based reference models. This methodology can be used to perform an early SI analysis in the virtual prototyping of bus communication in the embedded systems.

[1]  G. Vasilescu,et al.  Electronic Noise and Interfering Signals: Principles and Applications , 2005 .

[2]  Martin T. Hagan,et al.  Neural network design , 1995 .

[3]  Telmo R. Cunha,et al.  Validation by Measurements of an IC Modeling Approach for SiP Applications , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  J. Loeckx,et al.  Generic and Accurate Whitebox Behavioral Model for Fast Simulation of Analog Effects in Nanometer CMOS Digital Logic Circuits , 2009, IEEE Transactions on Electromagnetic Compatibility.

[5]  Qi-Jun Zhang,et al.  Neural Networks for RF and Microwave Design , 2000 .

[6]  L.M. Silveira,et al.  Generating compact, guaranteed passive reduced-order models of 3-D RLC interconnects , 2004, IEEE Transactions on Advanced Packaging.

[7]  Martin Barnasconi,et al.  WHITE PAPER : AMS Modeling Standard SystemC AMS Extensions : Solving the Need for Speed , 2010 .

[8]  Telmo R. Cunha,et al.  Novel Extraction of a Table-Based I–Q Behavioral Model for High-Speed Digital Buffers/Drivers , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[9]  Patrick Garda,et al.  Modeling of signal integrity in bus communications with timed data flow SystemC-AMS , 2013, Proceedings of the 2013 Forum on specification and Design Languages (FDL).

[10]  Ramachandra Achar,et al.  Simulation of high-speed interconnects , 2001, Proc. IEEE.

[11]  Qi-Jun Zhang,et al.  Neural Networks for Microwave Modeling: Model Development Issues and Nonlinear Modeling Techniques , 2001 .

[12]  Jun Chen,et al.  Piecewise linear model for transmission line with capacitive loading and ramp input , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  I S Stievano,et al.  Behavioral Modeling of IC Core Power-Delivery Networks From Measured Data , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[14]  D. R. Hush,et al.  Classification with neural networks: a performance analysis , 1989, IEEE 1989 International Conference on Systems Engineering.

[15]  Luciano Lavagno,et al.  A case study in computer-aided co-design of embedded controllers , 1994, Des. Autom. Embed. Syst..

[16]  David Blaauw,et al.  Modeling and analysis of crosstalk noise in coupled RLC interconnects , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Martin Fodslette Møller,et al.  A scaled conjugate gradient algorithm for fast supervised learning , 1993, Neural Networks.

[18]  Ying-Hsi Lin,et al.  Modeling and Fast Eye Diagram Estimation of Ringing Effects on Branch Line Structures , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[19]  Martin Barnasconi,et al.  Advancing the SystemC Analog / Mixed-Signal ( AMS ) Extensions Introducing Dynamic Timed Data Flow , 2011 .

[20]  S. Hyakin,et al.  Neural Networks: A Comprehensive Foundation , 1994 .

[21]  Geoffrey E. Hinton,et al.  A time-delay neural network architecture for isolated word recognition , 1990, Neural Networks.

[22]  Tzong-Lin Wu,et al.  Modeling Noise Coupling Between Package and PCB Power/Ground Planes With an Efficient 2-D FDTD/Lumped Element Method , 2007, IEEE Transactions on Advanced Packaging.

[23]  P. V. Hunagund,et al.  Crosstalk Noise Modeling for RC and RLC interconnects in Deep Submicron VLSI Circuits , 2010, ArXiv.

[24]  Donald A. Sofge,et al.  Handbook of Intelligent Control: Neural, Fuzzy, and Adaptive Approaches , 1992 .

[25]  Patrick Garda,et al.  Signal Integrity-Aware Virtual Prototyping of Field Bus-Based Embedded Systems , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[26]  Stephen A. Billings,et al.  Non-linear system identification using neural networks , 1990 .

[27]  Patrick Garda,et al.  Modelling Field Bus Communications in Mixed-Signal Embedded Systems , 2008, EURASIP J. Embed. Syst..

[28]  Yungseon Eo,et al.  Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Lennart Ljung,et al.  System Identification: Theory for the User , 1987 .

[30]  Charlie Chung-Ping Chen,et al.  HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[31]  Edward A. Lee,et al.  Modeling distributed hybrid systems in Ptolemy II , 2001, Proceedings of the 2001 American Control Conference. (Cat. No.01CH37148).

[32]  Yungseon Eo,et al.  High-Frequency-Measurement-Based Circuit Modeling and Power/Ground Integrity Evaluation of Integrated Circuit Packages , 2008, IEEE Transactions on Advanced Packaging.

[33]  Patrick Garda,et al.  High level modeling of signal integrity in field bus communication with SystemC-AMS , 2012, 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012).

[34]  Alberto L. Sangiovanni-Vincentelli,et al.  Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design , 2007, Proceedings of the IEEE.