16-bit Delta-Sigma DAC with cascade-of-resonators feed-forward modulator and interpolation filter with OCSD code

A 16-bit 5.6-MHz clock-rate digital to analog converter (DAC) achieves 96-dB signal-to-noise rate (SNR) in the 22-KHz band. The optimal canonic signed digit (OCSD) code is proposed in a multi-stage interpolator filter to achieve less hardware consumption. A third-order cascade-of-resonators feed-forward (CRFF) with zero optimization Delta-Sigma modulator has been developed to convert an oversampled digital signal into 1-bit code. A switch-capacitor (SC) analog filter is used to reconstruct the analog signal.

[1]  M. Ahmadi,et al.  Performance Analysis of Genetic Algorithm for the Design of Linear Phase Digital Filter Banks with CSD Coefficients , 2007, Third International Conference on Natural Computation (ICNC 2007).

[2]  A. Willson,et al.  A programmable FIR digital filter using CSD coefficients , 1996 .

[3]  G. Temes Delta-sigma data converters , 1994 .

[4]  M. Loulou,et al.  Design of efficient digital interpolation filters and sigma-delta modulator for audio DAC , 2008, 2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.

[5]  Yuanfu Zhao,et al.  An Area-Efficient Interpolator Applied in Audio Σ Δ DAC , 2007, 2007 Third International IEEE Conference on Signal-Image Technologies and Internet-Based System.

[6]  Sun-Hong Kim,et al.  Design of oversampling sigma-delta DAC for ADSL applications , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[7]  Soo-Won Kim,et al.  An area-efficient sigma-delta DAC with a current-mode semi-digital IFIR reconstruction filter , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).