I.McIC: A single-chip MPEG2 video encoder for storage

MPEG2 encoding is done mainly by distributors and publishers using professional equipment too expensive for the consumer market. I.McIC is a video encoder for this market, in particular for storage applications where higher bit rates can he tolerated (5-15 Mb/s) compared with bit rates for transmission (1.5-8 Mb/s). I.McIC operates in MPEG ML@SP mode and offers good video quality at 5 Mb/s and excellent quality at 10 Mb/s. For consumer storage applications, the video signals to be encoded might not be as clean as typical studio standards. Therefore, noise reduction is an integral part of I.McIC. I.McIC can share 16 Mb DRAM with an MPEG2 video decoder, organized as 4 times 4 Mb devices with 60 ns access. It can handle both 50 Hz and 60 Hz video sources. To interface to a video source, I.McIC uses a line-locked clock generated by the A/D converter and running at 27 MHz.

[1]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[2]  Eric Dubois,et al.  Noise Reduction in Image Sequences Using Motion-Compensated Temporal Filtering , 1984, IEEE Trans. Commun..

[3]  Wim F. J. Verhaegh,et al.  PHIDEO: High-level synthesis for high throughput applications , 1995, J. VLSI Signal Process..

[4]  Manoj Sachdev,et al.  Development of a fault model and test algorithms for embedded DRAMs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[5]  J.L. van Meerbergen,et al.  Constraint analysis for DSP code generation , 1997, Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114).

[6]  Peter Pirsch,et al.  VLSI architectures for video compression-a survey , 1995, Proc. IEEE.

[7]  Weiping Li,et al.  DCT/IDCT processor design for high data rate image coding , 1992, IEEE Trans. Circuits Syst. Video Technol..

[8]  John P. Rossi,et al.  A Digital Noise Reducer for Encoded NTSC Signals , 1978 .

[9]  Aggelos K. Katsaggelos,et al.  Noise reduction filters for dynamic image sequences: a review , 1995, Proc. IEEE.

[10]  J. Kettenis,et al.  A video signal processor for motion-compensated field-rate upconversion in consumer television , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[11]  Frans P. M. Beenker,et al.  Fault modeling and test algorithm development for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[12]  Gerard de Haan,et al.  True-motion estimation with 3-D recursive search block matching , 1993, IEEE Trans. Circuits Syst. Video Technol..

[13]  Friedrich,et al.  A Single-chip MPEG2 Encoder For Consumer Video Storage Applications. , 1997, 1997 International Conference on Consumer Electronics.

[14]  Konstantinos Konstantinides,et al.  Image and Video Compression Standards: Algorithms and Architectures , 1997 .

[15]  Emile H. L. Aarts,et al.  Efficient timing constraint derivation for optimally retiming high speed processing units , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[16]  Graham A. Jullien,et al.  Recursive algorithms for the forward and inverse discrete cosine transform with arbitrary length , 1994, IEEE Signal Processing Letters.

[17]  K. J. Ray Liu,et al.  VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications , 1996, IEEE Trans. Circuits Syst. Video Technol..

[18]  Richard J. Kozick,et al.  Computation of discrete cosine transform using Clenshaw's recurrence formula , 1995, IEEE Signal Processing Letters.

[19]  R. Woudsma,et al.  Consumer applications: a driving force for high-level synthesis of signal-processing architectures , 1992, IEEE Micro.