NoC Dynamically Reconfigurable as TAM
暂无分享,去创建一个
[1] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[2] Petru Eles,et al. Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns , 2008, 2008 Design, Automation and Test in Europe.
[3] Dhiraj K. Pradhan,et al. Test scheduling for network-on-chip with BIST and precedence constraints , 2004, 2004 International Conferce on Test.
[4] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[5] Hideo Fujiwara,et al. An SoC Test Scheduling Algorithm using Reconfigurable Union Wrappers , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.
[6] Huawei Li,et al. T2- TAM:Reusing infrastructure resource to provide parallel testing for NoC based Chip , 2009, 2009 IEEE 8th International Conference on ASIC.
[7] Alexandre M. Amory,et al. Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism , 2007, IET Comput. Digit. Tech..
[8] Tobias Bjerregaard,et al. A survey of research and practices of Network-on-chip , 2006, CSUR.
[9] Sungju Park,et al. Parallel test method for NoC-based SoCs , 2009, 2009 International SoC Design Conference (ISOCC).
[10] Erik Jan Marinissen,et al. Effective and efficient test architecture design for SOCs , 2002, Proceedings. International Test Conference.
[11] Partha Pratim Pande,et al. Design of a switch for network on chip applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[12] Erik Jan Marinissen,et al. A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.
[13] Erik Jan Marinissen,et al. On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[14] Luigi Carro,et al. Power-aware noc reuse on the testing of core-based systems , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[15] Alexandre M. Amory,et al. A new test scheduling algorithm based on Networks-on-Chip as Test Access Mechanisms , 2011, J. Parallel Distributed Comput..