Importance of Si surface flatness to realize high-performance Si devices utilizing ultrathin films with new material system

The importance of Si surface flatness on metal-oxide-semiconductor field-effect transistor (MOSFET) characteristics with ultrathin hafnium oxynitride (HfON) high-k gate insulator formed by electron cyclotron resonance (ECR) plasma sputtering was described. The surface roughness of Si substrate was reduced by Ar/4.9%H2 annealing utilizing conventional rapid thermal annealing (RTA) system. Si surface root-mean-square (RMS) roughness was well controlled by changing the annealing temperature from 700 to 1000°C. Si surface RMS roughness after 1000°C/1 hr annealing was 0.078 nm for Si(100) and 0.082 nm for Si(110), respectively. Clear dependence of electrical characteristics of MOS diodes such as equivalent oxide thickness (EOT) and leakage current on the surface RMS roughness of Si(100) and Si(110) was observed, and the electrical characteristics were remarkably improved by decreasing of surface RMS roughness. The MOSFET characteristics with HfON gate insulator fabricated on Si(100) substrates after flattening process were also improved.

[1]  R. Suryana,et al.  Formation of Palladium Silicide on Heavily Doped Si(001) Substrates Using Ti Intermediate Layer , 2010 .

[2]  Shi-Li Zhang,et al.  A Comparative Study of Two Different Schemes to Dopant Segregation at NiSi/Si and PtSi/Si Interfaces for Schottky Barrier Height Lowering , 2008, IEEE Transactions on Electron Devices.

[3]  Krishna C. Saraswat,et al.  7-nm FinFET CMOS Design Enabled by Stress Engineering Using Si, Ge, and Sn , 2014, IEEE Transactions on Electron Devices.

[4]  Jun Gao,et al.  Work function modulation of PtSi by alloying with Yb , 2011, IEICE Electron. Express.

[5]  Danielle Quinodoz,et al.  Amour , 2014 .

[6]  Shun'ichiro Ohmi,et al.  Impact of Si surface roughness on MOSFET characteristics with ultrathin HfON gate insulator formed by ECR plasma sputtering , 2013, IEICE Electron. Express.

[8]  Tadahiro Ohmi,et al.  Ultra-low series resistance W/ErSi2/n+-Si and W/Pd2Si/p+-Si S/D electrodes for advanced CMOS platform , 2010, 2010 International Electron Devices Meeting.

[9]  T. Ohmi,et al.  Very High Carrier Mobility for High-Performance CMOS on a Si(110) Surface , 2007, IEEE Transactions on Electron Devices.

[10]  Shun-ichiro Ohmi,et al.  Potential of MISFET with HfN gate dielectric formed by ECR plasma sputtering , 2013 .

[11]  T. Ohmi,et al.  Low Contact Resistivity with Low Silicide/p+-Silicon Schottky Barrier for High-Performance p-Channel Metal–Oxide–Silicon Field Effect Transistors , 2010 .

[12]  Hiroshi Shirai,et al.  Surface modification of silicon (111) by annealing at high temperature in hydrogen , 1996 .

[13]  J. Jopling,et al.  High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[14]  Hiroshi Kimura,et al.  Impact of additional Pt and NiSi crystal orientation on channel stress induced by Ni silicide film in metal–oxide–semiconductor field-effect transistors , 2014 .

[15]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[16]  K. Kotani,et al.  1/f noise suppression of pMOSFETs fabricated on Si(100) and Si(110) using an alkali-free cleaning process , 2006, IEEE Transactions on Electron Devices.

[17]  S. Ohmi,et al.  Si Surface Orientation Dependence on the Electrical Characteristics of HfN Gate Insulator with sub-0.5 nm EOT Formed by ECR Plasma Sputtering , 2014 .

[18]  T. Iizuka,et al.  Advanced electron mobility model of MOS inversion layer considering 2D-degenerate electron gas physics , 1990, International Technical Digest on Electron Devices.

[19]  Masaki Satoh,et al.  Ultrathin HfOxNy Gate Insulator Formation by Electron Cyclotron Resonance Ar/N2 Plasma Nitridation of HfO2 Thin Films , 2006, IEICE Trans. Electron..

[20]  Takahiro Sano,et al.  HfOxNy Thin-Film Formation on Three-Dimensional Si Structure Utilizing Electron Cyclotron Resonance Sputtering , 2009 .

[21]  R. Kuroda,et al.  Revolutional Progress of Silicon Technologies Exhibiting Very High Speed Performance Over a 50-GHz Clock Rate , 2007, IEEE Transactions on Electron Devices.

[22]  Y. Morita,et al.  Ideal hydrogen termination of Si(001) surface by wet‐chemical preparation , 1995 .

[23]  Eddy Simoen,et al.  Low-Frequency ( 1 ∕ f ) Noise Performance of n- and p-MOSFETs with Poly- Si ∕ Hf -Based Gate Dielectrics , 2006 .

[24]  Cor Claeys,et al.  The Role of the Interfaces in the 1/f Noise of MOSFETs with High-k Gate Stacks , 2009 .

[25]  Tadahiro Ohmi,et al.  A Technology for Reducing Flicker Noise for ULSI Applications , 2003 .

[26]  Shun'ichiro Ohmi,et al.  Selective etching of HfN gate electrode for HfN/HfSiON gate stack in-situ formations , 2011, IEICE Electron. Express.

[27]  Tadahiro Ohmi,et al.  Influence of Si Surface Roughness on Electrical Characteristics of MOSFET with HfON Gate Insulator Formed by ECR Plasma Sputtering , 2014, IEICE Trans. Electron..

[28]  S. Ohmi,et al.  Effects of Kr sputtering on ultrathin PtHfSi film formation , 2014 .

[29]  Shun'ichiro Ohmi,et al.  Hafnium-nitride gate insulator formed by electron-cyclotron-resonance plasma sputtering , 2012, IEICE Electron. Express.

[30]  Impact of Tungsten Capping Layer on Yttrium Silicide for Low-Resistance n+-Source/Drain Contacts , 2009 .

[31]  S. Chew,et al.  Thermal and plasma treatments for improved (sub-)1 nm equivalent oxide thickness planar and FinFET-based replacement metal gate high-k last devices and enabling a simplified scalable CMOS integration scheme , 2014 .

[32]  Yoshiaki Matsushita,et al.  Precise Control of Annealed Wafer For Nanometer Devices , 2006 .

[33]  J. Koenderink.  Q… , 2014, Les noms officiels des communes de Wallonie, de Bruxelles-Capitale et de la communaute germanophone.

[34]  Shun'ichiro Ohmi,et al.  Flattening Process of Si Surface below 1000°C Utilizing Ar/4.9%H2 Annealing and Its Effect on Ultrathin HfON Gate Insulator Formation , 2013, IEICE Trans. Electron..

[35]  Effect of interfacial oxide on electron mobility in metal insulator semiconductor field effect transistors with Al 2 O 3 gate dielectrics , 2003 .

[36]  Jun Arima,et al.  Contact resistivity reduction for PtSi/Si(100) by dopant segregation process , 2013, IEICE Electron. Express.

[37]  Tadahiro Ohmi,et al.  Atomically Flattening Technology at 850ºC for Si(100) Surface , 2019, ECS Transactions.

[38]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[39]  R. Kuroda,et al.  Atomically Flat Silicon Surface and Silicon/Insulator Interface Formation Technologies for (100) Surface Orientation Large-Diameter Wafers Introducing High Performance and Low-Noise Metal–Insulator–Silicon FETs , 2009, IEEE Transactions on Electron Devices.

[40]  H. Mikoshiba,et al.  1/f noise in n-channel silicon-gate MOS transistors , 1982, IEEE Transactions on Electron Devices.

[41]  Fu-Chien Chiu,et al.  Reliability properties of metal-oxide-semiconductor capacitors using HfO2 high-κ dielectric , 2007 .

[42]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[43]  Tadahiro Ohmi,et al.  1/f CHANNEL NOISE AT HIGH DRAIN CURRENT IN MOS TRANSISTORS , 2011 .