Performance Analysis of Fast Adders Using VHDL

This paper presents performance analysis of different Fast Adders. The comparison is done on the basis of three performance parameters i.e. Area, Speed and Power consumption. Further, we present a design methodology of hybrid carry lookahead/carry skip adders (CLSKAs). This modified carry skip adder is modeled by using both fix and variable block size. In conventional carry skip adder, each block consists of ripple carry adder and skip logic is used after each block to generate carry for next block. The speed of operation depends on carry propagation from previous block to next block. In CLSKAs, we use carry lookahead logic in each block to generate carry for next block. The modified carry skip adders presented in this paper provides better speed and power consumption as compare to conventional carry skip adder and other adders like ripple carry adder, carry lookahead adder, Ling adder, carry select adder. The modified carry skip adders with fix block require few more CLB’s because of Carry lookahead logic, whereas with variable block scheme, area optimization is achieved.

[1]  May Phyo Thwal,et al.  Implementation of Adder-Subtracter Design with VerilogHDL , 2008 .

[2]  Yuke Wang,et al.  The design of hybrid carry-lookahead/carry-select adders , 2002 .

[3]  Mary Jane Irwin,et al.  Area-time-power tradeoffs in parallel adders , 1996 .

[4]  E. E. Swartzlander,et al.  Modified carry skip adder for reducing first block delay , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[5]  Yu-Jen Huang,et al.  A design methodology for hybrid carry-lookahead/carry-select adders with reconfigurability , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[6]  Pong P. Chu.  RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability , 2006 .

[7]  Hasan Krad,et al.  Performance Analysis of a 32-Bit Multiplier with a Carry-Look-Ahead Adder and a 32-bit Multiplier with a Ripple Adder using VHDL , 2008 .

[8]  Massoud Pedram,et al.  Closing the gap between carry select adder and ripple carry adder: a new class of low-power high-performance adders , 2005, Sixth international symposium on quality electronic design (isqed'05).

[9]  Keivan Navi,et al.  A Novel High-Speed 54Ã54 bit Multiplier , 2007 .

[10]  Vojin G. Oklobdzija,et al.  Delay Optimization of Carry-Skip Adders and Block Carry-Lookahead Adders Using Multidimensional Dynamic Programming , 1992, IEEE Trans. Computers.

[11]  Zine-Eddine Abid,et al.  Low power multipliers based on new hybrid full adders , 2008, Microelectron. J..

[12]  Keivan Navi,et al.  A Novel High-Speed 54 × 54 bit Multiplier , 2007 .

[13]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .