Dynamic and static load balancing for solving block bordered circuit equations on multiprocessors

A special class of large-scale nonlinear systems of equations of block bordered structure is generated in VLSI circuit simulation from the sparse and irregular nature of the circuit matrices. Several Newton-like parallel methods for solving the block bordered equations are presented. Static and dynamic load balancing problems that arise in solving the circuit equations on multiprocessors are discussed. Computational results obtained using the BBN GP1000, a shared memory multiprocessor through a distributed architecture, are presented to show the effectiveness of dynamic and static load balancing. These experiments include a simulation of the op-amp 741 amplifier and a large analog filter simulation that leads to a multilevel block bordered system of nonlinear equations. >

[1]  Gabriel Kron,et al.  Diakoptics : the piecewise solution of large-scale systems , 1963 .

[2]  Dennis Gannon,et al.  Performance evaluation and prediction for parallel algorithms on the BBN GP1000 , 1990, ICS '90.

[3]  P. Sadayappan,et al.  Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers , 1989, 26th ACM/IEEE Design Automation Conference.

[4]  Bernardo Retchkiman,et al.  Modern operational circuit design , 1971 .

[5]  Van Valkenburg,et al.  Analog Filter Design , 1982 .

[6]  Frank Thomson Leighton,et al.  Graph bisection algorithms with good average case behavior , 1984, Comb..

[7]  E. Barnes.  An algorithm for partitioning the nodes of a graph , 1981, 1981 20th IEEE Conference on Decision and Control including the Symposium on Adaptive Processes.

[8]  P. Sadayappan,et al.  Circuit Simulation on Shared-Memory Multiprocessors , 1988, IEEE Trans. Computers.

[9]  P. Sadayappan,et al.  Efficient sparse matrix factorization for circuit simulation on vector supercomputers , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Richard H. Byrd,et al.  Parallel Methods for Solving Nonlinear Block Bordered Systems of Equations , 1989, SIAM J. Sci. Comput..

[11]  Laura A. Sanchis,et al.  Multiple-Way Network Partitioning , 1989, IEEE Trans. Computers.

[12]  Hugo De Man,et al.  Feedback Loops and Large Subcircuits in the Multiprocessor Implementation of a Relaxation Based Circuit Simulator , 1989, 26th ACM/IEEE Design Automation Conference.

[13]  Kenneth C. Smith,et al.  Microelectronic circuits, 2nd ed. , 1987 .

[14]  J. Ebers,et al.  Large-Signal Behavior of Junction Transistors , 1954, Proceedings of the IRE.

[15]  Alberto Sangiovanni-Vincentelli,et al.  Computer architecture issues in circuit simulation , 1988 .

[16]  Alberto L. Sangiovanni-Vincentelli,et al.  Circuit Simulation on the Connection Machine , 1987, 24th ACM/IEEE Design Automation Conference.

[17]  A. Sangiovanni-Vincentelli,et al.  A multilevel Newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domain , 1979 .

[18]  John E. Dennis,et al.  Numerical methods for unconstrained optimization and nonlinear equations , 1983, Prentice Hall series in computational mathematics.