Dynamic power management for microprocessors: a case study

Dynamic power management is one of the most popular and successful low power design techniques in commercial integrated circuits, especially microprocessors. However, despite its significance, relatively little has been published about it. The purpose of this paper is to provide an open discussion of the application of dynamic power management for a real microprocessor. TORCH, a statically scheduled superscalar microprocessor, is chosen for this purpose. We describe several techniques that we classify as dynamic power management-techniques aimed at reducing the power wasted in unnecessary circuit activity in the design. Some of the techniques have been used before for low power designs. Some others are new and it is demonstrated that significant power savings are achieved with these as well. We provide design details to illustrate the application of instances of all dynamic power management techniques for TORCH. Using a combination of techniques, the power consumption is reduced by about 23%. We hope that this study would lead to a wider recognition of dynamic power management as a very effective and practical power reduction technique.

[1]  M. Alexander,et al.  A 3.0 W 75SPECint92 85SPECfp92 superscalar RISC microprocessor , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[2]  Y. Nakagome,et al.  Trends in low-power RAM circuit technologies , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[3]  Soha Hassoun,et al.  A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..

[4]  Ping-Wen Ong,et al.  Power-conscious software design-a framework for modeling software on hardware , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[5]  Massoud Pedram,et al.  Interconnection length estimation for optimized standard cell layouts , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Mark Horowitz,et al.  Energy dissipation in general purpose microprocessors , 1996, IEEE J. Solid State Circuits.

[7]  Luca Benini,et al.  Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.

[8]  Mary Jane Irwin,et al.  A simulation methodology for software energy evaluation , 1997, Proceedings Tenth International Conference on VLSI Design.

[9]  Toshinori Sato,et al.  Evaluation of architecture-level power estimation for CMOS RISC processors , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[10]  Radu Marculescu,et al.  Information theoretic measures of energy consumption at register transfer level , 1995, ISLPED '95.

[11]  Burton M. Leary,et al.  A 200 MHz 64 b dual-issue CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  Roland A. Bechade,et al.  A 32b 66 MHz 1.8 W microprocessor , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[13]  Sharad Malik,et al.  Guarded evaluation: pushing power management to logic synthesis/design , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Hector Sanchez,et al.  PowerPC 603, a microprocessor for portable computers , 1994, IEEE Design & Test of Computers.

[15]  Shinichi Yoshioka,et al.  An automatic-power-save cache memory for low-power RISC processors , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[16]  J. Schutz.  A 3.3V 0.6 /spl mu/m BiCMOS superscalar microprocessor , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[17]  Thomas D. Burd.  Low-Power CMOS Library Design Methodology , 1994 .

[18]  M. Sarrafzadeh,et al.  Activity-driven clock design for low power circuits , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[19]  José C. Monteiro,et al.  Optimization of combinational and sequential logic circuits for low power using precomputation , 1995, Proceedings Sixteenth Conference on Advanced Research in VLSI.

[20]  Goutam Debnath,et al.  A 150 MHz 0.6 /spl mu/m BiCMOS superscalar microprocessor , 1994 .

[21]  Hector Sanchez,et al.  A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .

[22]  Y. Yano,et al.  A 0.9 V CMOS 32-bit microprocessor , 1995 .

[23]  Anthony Correale,et al.  Overview of the power minimization techniques employed in the IBM PowerPC 4xx embedded controllers , 1995, ISLPED '95.

[24]  Y.-H. Sutu,et al.  The design of a 55SPECint92 RISC processor under 2W , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[25]  Luca Benini,et al.  Automatic synthesis of gated clocks for power reduction in sequential circuits , 1994 .

[26]  R. Stephany,et al.  A 200MHz 32b 0.5W CMOS RISC Microprocessor , 1998 .