论文信息 - 6-bit low power low area frequency modulation based flash ADC

6-bit low power low area frequency modulation based flash ADC

This paper presents a 6-bit frequency modulation based ADC design. The demonstrated design yields a device that uses less than 10% of the power of comparable designs. In addition, this architecture provides a simple and logical way to trade sampling rate for accuracy. The presented device has a power consumption of 30mW while operating at approximately 1.05 GSample/sec with an INL and DNL values of 0.23 and 0.4/-0.3 LSB respectively. The design has been implemented in a 1.8 volt 0.18/spl mu/m CMOS process.

Martin Margala | Quentin Diduck

[1] E. W. Williams,et al. Integrated converters : D to A and D architectures, analysis and simulation , 2001 .

[2] M. Vertregt,et al. A 6b 1.6 Gsample/s flash ADC in 0.18 /spl mu/m CMOS using averaging termination , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3] M. Vertregt,et al. A 6b 1.6GSample/s flash ADC in 0.18/spl mu/m CMOS using averaging termination , 2002 .

[4] Alfi Moscovichi. High Speed A/D Converters: Understanding Data Converters Through Spice , 2000 .

[5] R. Jacob Baker,et al. CMOS Circuit Design, Layout, and Simulation , 1997 .

[6] Kyusun Choi,et al. Fat tree encoder design for ultra-high speed flash A/D converters , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..