Retention Testing Methodology for STTRAM

Spin-torque transfer RAM (STTRAM) is a promising memory technology due to its low power, high speed, and robustness. However, the shift of retention time from a few years to a few microseconds due to temperature, thermal, statistical, and stochastic variations makes retention testing nontrivial and time consuming. This article analyzes the impact of process variation, temperature, and disturb current on data retention. It provides a design-for-test (DFT) solution to reduce the test time by incorporating a weak write test mode to effectively screen the weak bits from other strong bits. Additionally, it presents an at-burn-in technique and an after-burn-in technique to test data retention. These techniques compress the retention time test to the order of microseconds.

[1]  Jonathan Z. Sun Spin-current interaction with a monodomain magnetic body: A model study , 2000 .

[2]  R. Stephenson A and V , 1962, The British journal of ophthalmology.

[3]  Mircea R. Stan,et al.  Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM) , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[4]  Umut Arslan,et al.  13.1 A 1Gb 2GHz embedded DRAM in 22nm tri-gate CMOS technology , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[5]  W. Marsden I and J , 2012 .

[6]  Arijit Raychowdhury,et al.  Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[7]  M.H. Kryder,et al.  After Hard Drives—What Comes Next? , 2009, IEEE Transactions on Magnetics.

[8]  Said Hamdioui,et al.  DfT schemes for resistive open defects in RRAMs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  W. Brown Thermal Fluctuations of a Single‐Domain Particle , 1963 .

[10]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[11]  Z. Diao,et al.  Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory , 2007 .

[12]  Supriyo Datta,et al.  All spin logic: Modeling multi-magnet networks interacting via spin currents , 2012 .

[13]  Supriyo Datta,et al.  Modular Approach to Spintronics , 2015, Scientific Reports.