Eliminating false positives in crosstalk noise analysis

Noise affects circuit operation by increasing gate delays and causing latches to capture incorrect values. Noise analysis techniques can detect some of such noise faults, but accurate analysis requires a careful examination of timing and functional properties of the circuit. This paper proposes a method to check the "true" noise impact on path delay. It uses four-variable Boolean logic to characterize signal transitions in a time interval, and formulates Boolean satisfiability between aggressors and a victim under the min-max delay model for gates. The proposed technique is scalable as it keeps the size of Boolean formulation linear to the size of the modeled circuit. By applying it to a set of large circuits, it has eliminated up to 50% of noise delay faults reported by conventional noise analysis method.

[1]  David Blaauw,et al.  ClariNet: a noise analysis tool for deep submicron design , 2000, Proceedings 37th Design Automation Conference.

[2]  Alberto Sangiovanni-Vincentelli,et al.  Digital sensitivity: predicting signal interaction using functional analysis , 1996, ICCAD 1996.

[3]  Malgorzata Marek-Sadowska,et al.  Temporofunctional crosstalk noise analysis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[4]  Lawrence T. Pileggi,et al.  TACO: timing analysis with COupling , 2000, Proceedings 37th Design Automation Conference.

[5]  Malgorzata Marek-Sadowska,et al.  Worst Delay Estimation in Crosstalk Aware Static Timing Analysis , 2000, ICCD.

[6]  Malgorzata Marek-Sadowska,et al.  Functional correlation analysis in crosstalk induced critical paths identification , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[8]  Sharad Malik,et al.  Chaff: engineering an efficient SAT solver , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[9]  Kimberly Ryan,et al.  Cadence Design Systems Inc. , 1993 .

[10]  Kurt Keutzer,et al.  Synthesis of robust delay-fault-testable circuits: theory , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Hai Zhou,et al.  Timing analysis with crosstalk is a fixpoint on a complete lattice , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Kurt Keutzer,et al.  Temporofunctional crosstalk noise analysis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[13]  Tughrul Arslan,et al.  Proceedings Design, Automation and Test in Europe Conference and Exhibition , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[14]  David Blaauw,et al.  False-noise analysis using logic implications , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[15]  Lawrence T. Pileggi,et al.  False coupling interactions in static timing analysis , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[16]  Ralf Eggeling,et al.  User guide , 2000 .