Logic-based eDRAM: Origins and rationale for use
暂无分享,去创建一个
[1] G. E. Smith,et al. MOS field-effect transistors and integrated circuits , 1973 .
[2] Yoshinori Tanaka,et al. An Experimental 1-Mbit Cache DRAM withECC , 1990 .
[3] Richard E. Matick,et al. Architecture Implications in the Design of Microprocessors , 1984, IBM Syst. J..
[4] Richard E. Matick,et al. Analytical analysis of finite cache penalty and cycles per instruction of a multiprocessor memory hierarchy using miss rates and queuing theory , 2001, IBM J. Res. Dev..
[5] David F. Heidel,et al. An Overview of the BlueGene/L Supercomputer , 2002, ACM/IEEE SC 2002 Conference (SC'02).
[6] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .
[7] Richard E. Matick. Impact of Memory Systems on Computer Architecture and System Organization , 1986, IBM Syst. J..
[8] D. Horak,et al. A high performance 16-Mb DRAM technology , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.
[9] Lynn Conway,et al. Introduction to VLSI systems , 1978 .
[10] Richard E. Matick,et al. All Points Addressable Raster Display Memory , 1984, IBM J. Res. Dev..
[11] Rajiv V. Joshi,et al. A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture , 1991 .
[12] Ramesh C. Agarwal,et al. A high-performance matrix-multiplication algorithm on a distributed-memory parallel computer, using overlapped communication , 1994, IBM J. Res. Dev..
[13] J. Barth,et al. A 300 MHz multi-banked eDRAM macro featuring GND sense, bit-line twisting and direct reference cell write , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[14] Howard Leo Kalter,et al. A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC , 1990 .
[15] Richard E. Matick,et al. Architecture, Design, and Operating Characteristics of a 12-ns CMOS Functional Cache Chip , 1989, IBM J. Res. Dev..
[16] H. Bernhard Pogge. The next chip challenge: effective methods for viable mixed technology SoCs , 2002, DAC '02.
[17] Philip G. Emma,et al. Understanding some simple processor-performance limits , 1997, IBM J. Res. Dev..
[18] Eugene R. Hnatek. A user's handbook of semiconductor memories , 1977 .
[19] Richard E. Matick,et al. Functional cache chip for improved system performance , 1989 .
[20] Richard E. Matick. Computer storage systems and technology , 1977 .