Fault-Tolerant Network-on-Chip Design for Mesh-of-Tree Topology Using Particle Swarm Optimization

As the size of the chip is scaling down the density of Intellectual Property (IP) cores integrated on a chip has been increased rapidly. The communication between these IP cores on a chip is highly challenging. To overcome this issue, Network-on-Chip (NoC) has been proposed to provide an efficient and a scalable communication architecture. In the deep sub-micron level NoCs are prone to faults which can occur in any component of NoC. To build a reliable and robust systems, it is necessary to apply efficient fault-tolerant techniques. In this paper, we present a flexible spare core placement in Mesh-of-Tree (MoT) topology using Particle Swarm Optimization (PSO) by considering IP core failures in NoC. We have experimented by considering several application benchmarks reported in the literature. Comparisons have been carried out, (i) by varying the percentage of faults in the MoT network with fixed network size and (ii) by considering the each core has been failed in the given application benchmark. The results show limited overhead in communication cost while providing fault-tolerance.

[1]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  Ashish Sharma,et al.  Multi-Application Network-on-Chip Design using Global Mapping and Local Reconfiguration , 2014, TRETS.

[3]  Santanu Chattopadhyay,et al.  A survey on application mapping strategies for Network-on-Chip design , 2013, J. Syst. Archit..

[4]  Srinivasan Murali,et al.  SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..

[5]  Axel Jantsch,et al.  Methods for fault tolerance in networks-on-chip , 2013, CSUR.

[6]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[7]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[8]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[9]  Ashish Sharma,et al.  Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization , 2012, 2012 International Symposium on Electronic System Design (ISED).

[10]  Radu Marculescu,et al.  FARM: Fault-aware resource management in NoC-based multiprocessor platforms , 2011, 2011 Design, Automation & Test in Europe.

[11]  James Kennedy,et al.  Particle swarm optimization , 2002, Proceedings of ICNN'95 - International Conference on Neural Networks.

[12]  Hamid R. Zarandi,et al.  A Fault-Tolerant Low-Energy Multi-Application Mapping onto NoC-based Multiprocessors , 2012, 2012 IEEE 15th International Conference on Computational Science and Engineering.

[13]  Wilm E. Donath.  Complexity Theory and Design Automation , 1980, 17th Design Automation Conference.

[14]  Lu Yu,et al.  KL_GA: an application mapping algorithm for mesh-of-tree (MoT) architecture in network-on-chip design , 2015, The Journal of Supercomputing.

[15]  Santanu Chattopadhyay,et al.  A new application mapping strategy for Mesh-of-Tree based Network-on-Chip , 2011, 2011 International Conference on Emerging Trends in Electrical and Computer Technology.