Software design for low power
暂无分享,去创建一个
[1] Ikuya Kawasaki,et al. SH3: high code density, low power , 1995, IEEE Micro.
[2] Anantha P. Chandrakasan,et al. Design of portable systems , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.
[3] Nguyen Ngoc Binh,et al. An instruction set optimization algorithm for pipelined ASIPs , 1995 .
[4] Jan M. Rabaey,et al. Low power design of memory intensive functions. Case study: vector quantization , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.
[5] H. De Man,et al. Global communication and memory optimizing transformations for low power signal processing systems , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.
[6] Mike Tien-Chien Lee,et al. Power analysis of a 32-bit embedded microcontroller , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.
[7] Tan-Li Chou,et al. Accurate estimation of power dissipation in CMOS sequential circuits , 1995, Proceedings of Eighth International Application Specific Integrated Circuits Conference.
[8] Miodrag Potkonjak,et al. Power minimization in DSP application specific systems using algorithm selection , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.
[9] Mani B. Srivastava,et al. Predictive system shutdown and other architectural techniques for energy efficient programmable computation , 1996, IEEE Trans. Very Large Scale Integr. Syst..
[10] M. Engels,et al. GRAPE: a CASE tool for digital signal parallel processing , 1990, IEEE ASSP Magazine.
[11] Sharad Malik,et al. Memory bank and register allocation in software synthesis for ASIPs , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[12] Mike Tien-Chien Lee,et al. A memory allocation technique for low-energy embedded DSP software , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.
[13] Sharad Malik,et al. Power analysis and minimization techniques for embedded DSP software , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[14] Sharad Malik,et al. Instruction level power analysis and optimization of software , 1996, J. VLSI Signal Process..
[15] Hugo De Man,et al. Memory organization for video algorithms on programmable signal processors , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.
[16] Chi-Ying Tsui,et al. Low power architecture design and compilation techniques for high-performance processors , 1994, Proceedings of COMPCON '94.
[17] Kurt Keutzer,et al. Code Optimization Techniques for Embedded DSP Microprocessors , 1995, 32nd Design Automation Conference.
[18] Miodrag Potkonjak,et al. Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] Toshinori Sato,et al. Evaluation of architecture-level power estimation for CMOS RISC processors , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.
[20] Masaharu Imai,et al. PEAS-I: A Hardware/Software Codesign System for ASIP Development , 1994 .
[21] F. Frances Yao,et al. A scheduling model for reduced CPU energy , 1995, Proceedings of IEEE 36th Annual Foundations of Computer Science.
[22] Farid N. Najm,et al. A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[23] D. Genin,et al. System design, optimization and intelligent code generation for standard digital signal processors , 1989, IEEE International Symposium on Circuits and Systems,.
[24] Ing-Jer Huang,et al. Synthesis of Instruction Sets for Pipelined Microprocessors , 1994, 31st Design Automation Conference.
[25] S. W. Depp,et al. Technology directions for portable computers , 1995, Proc. IEEE.
[26] Jack W. Davidson,et al. Memory access coalescing: a technique for eliminating redundant memory accesses , 1994, PLDI '94.