Fast image filtering implementation

The development of a filter processor is implemented by applying the convolution operation. The system implementation is built by applying hardware for obtaining the convolution operation. The design of the system is based on a time-sharing operation, when the processing operation takes place at the same time on different A/D converters, for getting fast operation. The flow of pixels is controlled by a set of two memory FIFOs connected in series for getting three rows of the image prepared for processing. The design and implementation of this system give a good, accurate result of the processed image.<<ETX>>

[1]  Michael G. Strintzis,et al.  High-Speed Multidimensional Convolution , 1980, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[2]  Friedrich M. Wahl,et al.  Digital Image Signal Processing , 1987 .