Accurate on-chip interconnect evaluation: a time-domain technique
暂无分享,去创建一个
[1] Robert H. Dennard,et al. Modeling and characterization of long on-chip interconnections for high-performance microprocessors , 1995, IBM Journal of Research and Development.
[2] T. Ghani,et al. A high performance 0.25 /spl mu/m logic technology optimized for 1.8 V operation , 1996, International Electron Devices Meeting. Technical Digest.
[3] Keith A. Jenkins,et al. When are transmission-line effects important for on-chip interconnections? , 1997 .
[4] D. Kramer,et al. A 480 MHz RISC microprocessor in a 0.12 /spl mu/m L/sub eff/ CMOS technology with copper interconnects , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[5] N.H. Kim,et al. Interconnect capacitance, crosstalk, and signal delay for 0.35 /spl mu/m CMOS technology , 1996, International Electron Devices Meeting. Technical Digest.
[6] Mel Bazes,et al. Two novel fully complementary self-biased CMOS differential amplifiers , 1991 .
[7] M. Bohr. Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.