Novel Approach to Design DPL-based Ternary Logic Circuits

Present paper introduces a novel strategy to design Double Pass-transistor Logic (DPL)based Ternary (base-3)logic circuit in favour of wave-pipelined applications. Ternary can be a feasible candidate to replace conventional binary (base-2)number system due to faster computation, reduced interconnect complexity, reduced fan-in/fan-out, less storage requirement and so on. Careful design with proper coarse and fine tuning of wave-pipelined circuit can improve the overall performance and reliability of digital SOC. DPL is a favourable candidate for wave-pipelining and is employed in this work. Ternary digit (“trit”)value “0”, “1” and “2” are coded with 0 V, 0.9 V and 1.8 V respectively. In order to validate proposed strategy the 2-input TXOR, TAND and TOR circuits are designed and the simulation results are verified. Speed-power performance of designed circuit is recorded. All the simulations are carried out on TSMC $0.18\mu\mathrm{m}$ CMOS technology with 1.8 V supply rail and at 25°C temperature using Tanner EDA.V13.

[1]  Dipankar Pal,et al.  Benchmarking of DPL-based 8b × 8b novel wave-pipelined multiplier , 2017 .

[2]  G. Hang,et al.  Novel CMOS static ternary logic using double pass-transistor logic , 2010, The 2nd International Conference on Information Science and Engineering.

[3]  Subhendu Kumar Sahoo,et al.  High-Performance Ternary Adder Using CNTFET , 2016, IEEE Transactions on Nanotechnology.

[4]  K. Sridharan,et al.  A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Mahesh Chandra,et al.  Low-power 6-GHz wave-pipelined 8b x 8b multiplier , 2013, IET Circuits Devices Syst..

[6]  Dipankar Pal,et al.  DPL-based novel Binary-to-ternary converter on CMOS technology , 2018 .

[7]  M. Yoeli,et al.  Logical Design of Ternary Switching Circuits , 1965, IEEE Trans. Electron. Comput..

[8]  W. Alexander,et al.  The ternary computer , 1964 .

[9]  Seokhyeong Kang,et al.  A Novel Ternary Multiplier Based on Ternary CMOS Compact Model , 2017, 2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL).

[10]  Seied Ali Hosseini,et al.  A new low power multiplexer based ternary multiplier using CNTFETs , 2018, AEU - International Journal of Electronics and Communications.

[11]  Chetan Vudadha,et al.  Design Methodologies for Ternary Logic Circuits , 2018, 2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL).

[12]  Chetan Vudadha,et al.  Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Chetan Vudadha,et al.  Design of High-Speed and Power-Efficient Ternary Prefix Adders Using CNFETs , 2018, IEEE Transactions on Nanotechnology.

[14]  Guoqiang Hang,et al.  Novel CMOS ternary flip-flops using double pass-transistor logic , 2011, 2011 International Conference on Electric Information and Control Engineering.

[15]  W. Liu,et al.  Wave-pipelining: a tutorial and research survey , 1998, IEEE Trans. Very Large Scale Integr. Syst..