The evolution of interconnection technology at IBM

Advances in interconnection technology have played a key role in allowing continued improvements in integrated circuit density, performance, and cost. ibm contributions to interconnection technology over approximately the last ten generations of semiconductor products are reviewed. the development of a planar, back-end-of-line (beol) technology, used in ibm dram, bipolar, and cmos logic products since 1988, has led to a threefold increase in the number of wiring levels, aggressive wiring pitches at all interconnection levels, and high-leverage design options such as stacked contacts and vias. possible future beol technologies are also discussed, with emphasis on the use of higher-conductivity wiring and lower-dielectric-constant insulators. it is expected that their use will result in higher performance and reliability. applications include future, lower-power devices as well as more cost-effective, higher-performance versions of present-day designs.

[1]  Paul S. Ho,et al.  Intermetallic compounds of Al and transitions metals: Effect of electromigration in 1-2-μm-wide lines , 1978 .

[2]  R. M. Geffken,et al.  Multi-level metallurgy for master image structured logic , 1983, 1983 International Electron Devices Meeting.

[3]  I. Ames,et al.  Reduction of electromigration in aluminum films by copper doping , 1970 .

[4]  Charles W. Koburger,et al.  Integration of chemical-mechanical polishing into CMOS integrated circuit manufacturing , 1992 .

[5]  James G. Ryan,et al.  Contact metallurgy development for VLSI logic , 1987 .

[6]  Daniel C. Edelstein,et al.  High performance dielectrics and processes for ULSI interconnection technologies , 1993, Proceedings of IEEE International Electron Devices Meeting.

[7]  J. G. Ryan,et al.  Dual Damascene: a ULSI wiring technology , 1991, 1991 Proceedings Eighth International IEEE VLSI Multilevel Interconnection Conference.

[8]  John Edward Cronin,et al.  Submicron wiring technology with tungsten and planarization , 1987 .

[9]  James D. Meindl,et al.  Opportunities for Scaling FET's for Gigascale Integration (GSI) , 1993, ESSDERC '93: 23rd European solid State Device Research Conference.

[10]  D. J. Pearson,et al.  On-chip wiring for VLSI: status and directions , 1990 .

[11]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[12]  P. A. Totta,et al.  SLT device metallurgy and its monolithic extension , 1969 .

[13]  George A. Sai-Halasz,et al.  Directions in future high end processors , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[14]  John Edward Cronin,et al.  Chemical Vapor Deposition of Tungsten (CVD W) as Submicron Interconnection and Via Stud , 1989 .

[15]  D. Critchlow,et al.  A substrate-plate trench-capacitor (SPT) memory cell for dynamic RAM's , 1986 .

[16]  R. R. Uttecht,et al.  A four-level-metal fully planarized interconnect technology for dense high performance logic and SRAM applications , 1991, 1991 Proceedings Eighth International IEEE VLSI Multilevel Interconnection Conference.

[17]  James G. Ryan,et al.  Recent advances in the application of collimated sputtering , 1994 .