High-performance single polysilicon EEPROM with stacked MIM capacitor

High-performance single polysilicon electrically erasable programmable read-only memories (EEPROMs) with stacked metal-insulator-metal capacitor as a control gate are investigated. The thickness of the tunnel oxide and the length of the floating gate channel of the fabricated devices were 52 /spl Aring/ and 0.24 /spl mu/m, respectively. The effective control gate coupling ratio of the proposed EEPROM cell was higher than that of cells with n-well control gate because of the absence of depletion capacitance in the n-well silicon region. The experimental results showed that the program speed of the proposed cells were faster than those of the conventional n-well control gate cells. In addition, the proposed cells had threshold voltage shifts of 3.5 V between program and erase states. Furthermore, there were threshold voltage shifts of 3.0 V without degradation of the read currents after 1000 program/erase cycles.

[1]  K. Ohsaki,et al.  A single poly EEPROM cell structure for use in standard CMOS processes , 1994 .

[2]  J. Raszka,et al.  Embedded flash memory for security applications in a 0.13 /spl mu/m CMOS logic process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[3]  R.J. McPartland,et al.  1.25 volt, low cost, embedded flash memory for low density applications , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[4]  Robert W. Newcomb,et al.  CMOS passive RFID transponder with read-only memory for low cost fabrication , 2005, Proceedings 2005 IEEE International SOC Conference.

[5]  Ron Oliver,et al.  Design of ultra-low-cost UHF RFID tags for supply chain applications , 2004, IEEE Communications Magazine.

[6]  Wooi Gan Yeoh,et al.  A CMOS 2.45-GHz radio frequency identification tag IC with read/write memory , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.