Dual port ram based layered decoding for Multi Rate Quasi-Cyclic LDPC codes

This paper presents a generic RAM based FPGA architecture for decoding of Multi Rate Quasi-Cycling LDPC codes. RAM based decoding enables us to reduce permutation networks into simple address controllers. Moreover, utilizing Block RAMs with various aspect ratios in an FPGA provides flexibility ranging from area driven compact designs to fully parallelized high throughput designs. Utilizing the read-first property of the RAMs, the proposed design efficiently exploits the dual port Block RAM resources by accessing all the four ports at the same time. Such facilities of recent FPGA devices have been combined with the well known layered decoding algorithm with non-linearly mapped Min-Sum approximation in order to obtain area efficient yet high throughput decoders. The proposed decoder architecture has been verified on Xilinx XC7Z020 FPGA device for IEEE 802.16e Wimax LDPC codes. 340Mbps of information throughput has been observed at an operating frequency of 150MHz.

[1]  G. Corral-Briones,et al.  FPGA implementation of the parity check node for min-sum LDPC decoders , 2012, 2012 VIII Southern Conference on Programmable Logic.

[2]  Hsie-Chia Chang,et al.  Multi-mode message passing switch networks applied for QC-LDPC decoder , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  Vikram Arkalgud Chandrasetty,et al.  A multi-level Hierarchical Quasi-Cyclic matrix for implementation of flexible partially-parallel LDPC decoders , 2011, 2011 IEEE International Conference on Multimedia and Expo.

[4]  Shu Lin,et al.  QSN—A Simple Circular-Shift Network for Reconfigurable Quasi-Cyclic LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[6]  Vikram Arkalgud Chandrasetty,et al.  Analysis of performance and implementation complexity of simplified algorithms for decoding Low-Density Parity-Check codes , 2010, 2010 IEEE Globecom Workshops.

[7]  Mohammed Atiquzzaman,et al.  VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax , 2007, 2007 IEEE International Conference on Communications.

[8]  Zhongfeng Wang,et al.  A High-Throughput LDPC Decoder Architecture With Rate Compatibility , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Alexios Balatsoukas-Stimming,et al.  FPGA-based design and implementation of a multi-GBPS LDPC decoder , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[10]  Jeffrey P. Long,et al.  Implementing the NASA Deep Space LDPC Codes for Defense Applications , 2013, MILCOM 2013 - 2013 IEEE Military Communications Conference.

[11]  Paramin Sangwongngam,et al.  Field-programmable gate array implementation of low-density parity-check codes decoder and hardware testbed , 2013, IEEE 2013 Tencon - Spring.

[12]  Lieguang Zeng,et al.  Reduced-routing complexity decoder for high-rate QC-LDPC codes , 2011, 2011 International Conference on Computational Problem-Solving (ICCP).

[13]  Mohammad M. Mansour,et al.  A 640-Mb/s 2048-bit programmable LDPC decoder chip , 2006, IEEE Journal of Solid-State Circuits.

[14]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[15]  Frank Kienle,et al.  A Synthesizable IP Core for WIMAX 802.16E LDPC Code Decoding , 2006, 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications.

[16]  Kyung-Wook Shin,et al.  A Multi-mode LDPC Decoder for IEEE 802.16e Mobile WiMAX , 2012 .

[17]  Jing Wang,et al.  Design and implementation of multi-mode QC-LDPC decoder , 2010, 2010 IEEE 12th International Conference on Communication Technology.

[18]  Achilleas Anastasopoulos,et al.  A comparison between the sum-product and the min-sum iterative detection algorithms based on density evolution , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[19]  Guido Masera,et al.  A Novel Architecture for Scalable, High Throughput, Multi-standard LDPC Decoder , 2011, 2011 14th Euromicro Conference on Digital System Design.

[20]  Shu Lin,et al.  Memory System Optimization for FPGA-Based Implementation of Quasi-Cyclic LDPC Codes Decoders , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[22]  David Declercq,et al.  Finite Alphabet Iterative Decoders—Part I: Decoding Beyond Belief Propagation on the Binary Symmetric Channel , 2013, IEEE Transactions on Communications.

[23]  François Charot,et al.  A Parallel and Modular Architecture for 802.16e LDPC Codes , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[24]  Sung-Woo Choi,et al.  An LDPC decoder architecture for multi-rate QC-LDPC codes , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[25]  Xiaoyang Zeng,et al.  A fully-overlapped multi-mode QC-LDPC decoder architecture for mobile WiMAX applications , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[26]  Xiaoyang Zeng,et al.  A flexible LDPC decoder architecture supporting two decoding algorithms , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[27]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[28]  Joseph R. Cavallaro,et al.  A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards , 2008, 2008 IEEE International SOC Conference.