Critical area computation via Voronoi diagrams

In this paper, we present a new approach for computing the critical area for shorts in a circuit layout. The critical area calculation is the main computational problem in very large scale integration yield prediction. The method is based on the concept of Voronoi diagrams and computes the critical area for shorts (for all possible defect radii, assuming square defects) accurately in O(n log n) time, where n is the size of the input. The method is presented for rectilinear layouts and layouts containing edges of slope /spl plusmn/1. As a byproduct, we briefly sketch how to speed up the grid method of Wagner and Koren [1995].

[1]  Der-Tsai Lee.  On k-Nearest Neighbor Voronoi Diagrams in the Plane , 1982, IEEE Transactions on Computers.

[2]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[3]  Franz Aurenhammer,et al.  Voronoi diagrams—a survey of a fundamental geometric data structure , 1991, CSUR.

[4]  Wojciech Maly,et al.  Computer-aided design for VLSI circuit manufacturability , 1990, Proc. IEEE.

[5]  Franz Aurenhammer,et al.  Voronoi Diagrams , 2000, Handbook of Computational Geometry.

[6]  C. H. Stapper,et al.  Integrated circuit yield management and yield analysis: development and implementation" ieee trans , 1995 .

[7]  Rolf Klein,et al.  "The Big Sweep": On the Power of the Wavefront Approach to Voronoi Diagrams , 1994, MFCS.

[8]  Michael Ian Shamos,et al.  Computational geometry: an introduction , 1985 .

[9]  J. Pineda de Gyvez,et al.  IC defect sensitivity for footprint-type spot defects , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Wojciech Maly,et al.  Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Evanthia Papadopoulou,et al.  Linfinity Voronoi Diagrams and Applications to VLSI Layout and Manufacturing , 1998, ISAAC.

[12]  I. Koren.  The Effect of Scaling on the Yield of VLSI Circuits , 1988 .

[13]  Leonidas J. Guibas,et al.  Primitives for the manipulation of general subdivisions and the computation of Voronoi diagrams , 1983, STOC.

[14]  A. V. Ferris-Prabhu,et al.  Defect size variations and their effect on the critical area of VLSI devices , 1985 .

[15]  S. Gandemer,et al.  Critical area and critical levels calculation in IC yield modeling , 1988 .

[16]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .

[17]  A. V. Ferris-Prabhu,et al.  Modeling the critical area in yield forecasts , 1985 .

[18]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Israel A. Wagner,et al.  An interactive VLSI CAD tool for yield estimation , 1995 .

[20]  Leonidas J. Guibas,et al.  Primitives for the manipulation of general subdivisions and the computation of Voronoi diagrams , 1983, STOC.