3D IC Heterogeneous Integration by FOWLP
暂无分享,去创建一个
[1] J. Lau,et al. Development of chip-first and die-up fan-out wafer level packaging , 2017, 2017 IEEE 19th Electronics Packaging Technology Conference (EPTC).
[2] N. Lee,et al. Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging , 2017 .
[3] N. Lee,et al. Warpage and Thermal Characterization of Fan-Out Wafer-Level Packaging , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[4] J. Lau. Flip Chip Technology Versus FOWLP , 2018 .
[5] N. Jokerst. Hybrid Integrated Optoelectronics: Thin Film Devices Bonded to Host Substrates , 1997 .
[6] John H. Lau,et al. Fan-Out Wafer-Level Packaging (FOWLP) of Large Chip with Multiple Redistribution-Layers (RDLs) , 2017 .
[7] R. Chaware,et al. Assembly and reliability challenges in 3D integration of 28nm FPGA die on a large high density 65nm passive interposer , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[8] Tai Chong Chai,et al. Development of Large Die Fine-Pitch Cu/Low- $k$ FCBGA Package With Through Silicon via (TSV) Interposer , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[9] Xin Wu,et al. Cost Effective and High Performance 28nm FPGA with New Disruptive Silicon-Less Interconnect Technology (SLIT) , 2014 .
[10] S. Ramalingam,et al. Development of Non-TSV Interposer (NTI) for High Electrical Performance Package , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).
[11] B. Banijamali,et al. Outstanding and innovative reliability study of 3D TSV interposer and fine pitch solder micro-bumps , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.
[12] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.
[13] John H. Lau. Patent issues of embedded fan-out wafer/panel level packaging , 2016, 2016 China Semiconductor Technology International Conference (CSTIC).
[14] R. Mahajan,et al. Embedded Multi-die Interconnect Bridge (EMIB) -- A High Density, High Bandwidth Packaging Interconnect , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).
[15] D. S. Wills,et al. The heterogeneous integration of optical interconnections into integrated microsystems , 2003 .
[16] John H. Lau,et al. Overview and outlook of through‐silicon via (TSV) and 3D integrations , 2011 .
[17] Saptadeep Pal,et al. Heterogeneous Integration at Fine Pitch (≤ 10 µm) Using Thermal Compression Bonding , 2017, 2017 IEEE 67th Electronic Components and Technology Conference (ECTC).
[18] A. Kumar,et al. Fabrication of High Aspect Ratio TSV and Assembly With Fine-Pitch Low-Cost Solder Microbump for Si Interposer Technology With High-Density Interconnects , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[19] Shin-Puu Jeng,et al. Reliability evaluation of a CoWoS-enabled 3D IC package , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.
[20] C. Selvanayagam,et al. Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps , 2009, IEEE Transactions on Advanced Packaging.
[21] Seung Wook Yoon,et al. Fanout flipchip eWLB (embedded Wafer Level Ball Grid Array) technology as 2.5D packaging solutions , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.
[22] Douglas Yu,et al. Analysis and Comparison of Thermal Performance of Advanced Packaging Technologies for State-of-the-Art Mobile Applications , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).
[24] Benson Lin,et al. A Novel System in Package with Fan-Out WLP for High Speed SERDES Application , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).
[25] John H. Lau,et al. Effects of TSVs (through-silicon vias) on thermal performances of 3D IC integration system-in-package (SiP) , 2012, Microelectron. Reliab..
[26] N. Jokerst,et al. Highly alignment tolerant InGaAs inverted MSM photodetector heterogeneously integrated on a differential Si CMOS receiver operating at 1 Gbps , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).
[27] Mohan Nagar,et al. 3D SiP with Organic Interposer for ASIC and Memory Integration , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).
[28] C. Brunet-Manquat,et al. Low electrical resistance silicon through vias: technology and characterization , 2006, 56th Electronic Components and Technology Conference 2006.
[29] John H. Lau,et al. Redistribution Layers (RDLs) for 2.5D/3D IC Integration , 2013 .
[30] Chin-Li Kao,et al. Wafer Warpage Experiments and Simulation for Fan-Out Chip on Substrate , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).