A Reconfigurable Multi-Transform VLSI Architecture Supporting Video Codec Design

This brief presents a reconfigurable VLSI architecture which is designed for multi-transform codec in several video coding standards of MPEG-2/4, VC-1, H.264/AVC and AVS. The reconfigurable multiple constant multiplication algorithm with two fusing strategies is provided to generate constant multipliers in the matrix calculation blocks. Additionally, adder-sharing strategy is adopted in the unified preprocessing/postprocessing block to save circuit areas. The proposed architecture can support different standards through static reconfiguration and forward/inverse transform functions through dynamic reconfiguration. It is suitable for the real-time processing of 1080P HD video codec with six video standards transforms.

[1]  Hung-Chi Fang,et al.  Parallel 4/spl times/4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  Markus Püschel,et al.  Multiplierless multiple constant multiplication , 2007, TALG.

[3]  Hui-Hsien Tsai,et al.  A Novel Design for Computation of All Transforms in H.264/AVC Decoders , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[4]  James C. Hoe,et al.  Time-Multiplexed Multiple-Constant Multiplication , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Chih-Peng Fan,et al.  Low-Cost Hardware-Sharing Architecture of Fast 1-D Inverse Transforms for H.264/AVC and AVS Applications , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Kyeongsoon Cho,et al.  Architecture of transform circuit for video decoder supporting multiple standards , 2008 .

[7]  Wen Gao,et al.  A Low-Cost Very Large Scale Integration Architecture for Multistandard Inverse Transform , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Jong-Seog Koh,et al.  An area efficient DCT architecture for MPEG-2 video encoder , 1999, IEEE Trans. Consumer Electron..

[9]  Jiun-In Guo,et al.  An efficient 2-D DCT/IDCT core design using cyclic convolution and adder-based realization , 2004, IEEE Transactions on Circuits and Systems for Video Technology.

[10]  Chih-Peng Fan,et al.  Fast Algorithm and Low-Cost Hardware-Sharing Design of Multiple Integer Transforms for VC-1 , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Wen-Hsiung Chen,et al.  A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..