Effective RTL Method to Develop On-Line Self-Test Routine for the Processors Using the Wavelet Transform

In this paper, we introduce a new efficient register transfer level (RTL) method to develop on-line self- test routines. We consider some prioritizations to select the components and instructions of the processor. In addition, we choose test patterns based on spectral RTL test pattern generation (TPG) strategy. For the purpose of spectral analysis, we use the wavelet transform. Also, we use a few extra instructions for the purpose of the signature monitoring to detect control flow errors. We demonstrate that the combination of these three strategies is effective for developing small test programs with high fault coverage in a small test development time. In this case, we only need the instruction set architecture (ISA) and RTL information. Our method not only provides a simple and fast algorithm for on-line self-test applications, also gains the advantages of utilizing lower memory and reducing the test generation time complexities in comparison with proposed methods so far. We focus on the application of this approach for Parwan processor. We develop a self-test routine using our proposed method for Parwan processor and demonstrate the effectiveness of our proposed methodology for on-line testing by presenting experimental results for Parwan processor.

[1]  Zainalabedin Navabi,et al.  VHDL: Analysis and Modeling of Digital Systems , 1992 .

[2]  Dimitris Gizopoulos,et al.  Low-cost, on-line software-based self-testing of embedded processor cores , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[3]  William Lindsay,et al.  FRITS - a microprocessor functional BIST method , 2002, Proceedings. International Test Conference.

[4]  Jian Shen,et al.  Native mode functional test generation for processors with applications to self test and design validation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Yervant Zorian,et al.  Effective software self-test methodology for processor cores , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Vishwani D. Agrawal,et al.  High-Level Test Generation for Gate-Level Fault Coverage , 2006 .

[7]  Sujit Dey,et al.  Software-based self-testing methodology for processor cores , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Yervant Zorian,et al.  Application and analysis of rt-level software-based self-testing for embedded processor cores , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9]  Christos A. Papachristou,et al.  Instruction randomization self test for processor cores , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[10]  Vishwani D. Agrawal,et al.  Spectral RTL Test Generation for Microprocessors , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[11]  A. Jensen,et al.  Ripples in Mathematics - The Discrete Wavelet Transform , 2001 .

[12]  Yervant Zorian,et al.  Instruction-based self-testing of processor cores , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).