Design and implementation of tree decoder for SDR applications

The key objective of this project is to design a decoder which can be used for hardware purposes. Hardware, here accompanies with software which is more we can discuss as a Software Defined Radio application. The decoder implemented here offers to new radio equipment (SDR), the flexibility of a programmable system. Nowadays, the behavior of a communication system can be modified by simply changing its software. Large tree decoder can be constructed by reusing smaller similar sub-modules. Thus the structure is symmetric. The symmetric and regular structure of tree decoder makes the system easy to design. The structure obeys regularity and modularity concepts of VLSI circuit, thus is easy to fabricate using cell library elements. Design a Tree Decoder proposed architecture for SDR application on FPGA. The Structures made here are hardware synthesizable on FPGA board and are done in a respective manner. The design to be implementing by using Verilog-HDL language. The Simulation and Synthesis by using ISE Xilinx 13.4 tool.

[1]  C. H. Roth,et al.  Fundamentals of logic design , 1975 .

[2]  James Donald Carney,et al.  Fundamentals of logic , 1974 .

[3]  Norbert Wehn,et al.  A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Giuseppe Caire,et al.  A unified framework for tree search decoding: rediscovering the sequential decoder , 2005, IEEE 6th Workshop on Signal Processing Advances in Wireless Communications, 2005..

[5]  In Soo Ahn,et al.  Model-based software-defined radio(SDR) design using FPGA , 2011, 2011 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY.

[6]  J. Mitola,et al.  Software radios: Survey, critical evaluation and future directions , 1992, IEEE Aerospace and Electronic Systems Magazine.

[7]  T. R. Padmanabhan,et al.  Design Through Verilog HDL , 2003 .

[8]  Taikyeong Jeong,et al.  A new binary tree algorithm implementation with Huffman decoder on FPGA , 2010, 2010 Digest of Technical Papers International Conference on Consumer Electronics (ICCE).

[9]  M. Morris Mano.  Digital Design , 1984 .

[10]  S. E. Barbin,et al.  Introduction to the Software-defined Radio Approach , 2012, IEEE Latin America Transactions.

[11]  Rahul Kumar,et al.  A FPGA Partial Reconfiguration Design Approach for RASIP SDR , 2009, 2009 Annual IEEE India Conference.