PARTES: Performance Analysis of Real-Time Embedded Systems

The development of performance models from real-time system source code can be a time consuming process. It can be difficult to capture actual system timing values to be used in these models. The tool PARTES is introduced. PARTES facilitates the extraction of CSPL (C-based stochastic Petri net language) models from an ANSTC program which has been annotated by the user. These models are then subjected to sensitivity analysis via the SPNP (stochastic Petri net package). The results from analysis can be used to directly identify any potentially problematic timing areas in the original source code.

[1]  Peter J. B. King,et al.  Computer and Communication Systems Performance Modelling , 1990, SIGMETRICS Perform. Evaluation Rev..

[2]  Kishor S. Trivedi.  SPNP User's Manual Version 6.0 , 1999 .

[3]  William H. Sanders,et al.  The Möbius Framework and Its Implementation , 2002, IEEE Trans. Software Eng..

[4]  R. Govindarajan,et al.  Performance modeling and architecture exploration of network processors , 2005, Second International Conference on the Quantitative Evaluation of Systems (QEST'05).

[5]  Marcel Waldvogel,et al.  IBM PowerNP network processor: Hardware, software, and applications , 2003, IBM J. Res. Dev..

[6]  Gerard J. Holzmann,et al.  An Automated Verification Method for Distributed Systems Software Based on Model Extraction , 2002, IEEE Trans. Software Eng..

[7]  Patrick Gerald Webster,et al.  Design of Experiments in the Möbius Modeling Framework , 2002 .

[8]  Kishor S. Trivedi,et al.  Dependability Modelling and Sensitivity Analysis of Scheduled Maintenance Systems , 1999, EDCC.

[9]  Ramana Rao Kompella,et al.  Analysis of a memory architecture for fast packet buffers , 2001, 2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552).

[10]  Jean-Loup Baer,et al.  Memory hierarchy design for a multiprocessor look-up engine , 2003, 2003 12th International Conference on Parallel Architectures and Compilation Techniques.

[11]  Aamer Jaleel,et al.  DRAMsim: a memory system simulator , 2005, CARN.

[12]  T. N. Vijaykumar,et al.  Efficient use of memory bandwidth to improve network processor throughput , 2003, ISCA '03.

[13]  Harrick M. Vin,et al.  Overcoming the memory wall in packet processing , 2005, 2005 Symposium on Architectures for Networking and Communications Systems (ANCS).